- Full-Carry Look-Ahead Across the Four Rits
- Systems Achieve Partial Look-Ahead Performance with the Economy of Ripple Carry
- Supply Voltage and Ground on Corner Pins to Simplify P-C Board Layout

#### TYPICAL ADD TIMES

	TWO	TWO	TYPICAL POWER
	8-BIT	16-BIT	DISSIPATION
TYPE	WORDS	WORDS	PER ADDER
'283	23ns	43ns	310 mW
'LS283	25ns	45ns	95 mW
'\$283	15ns	30ns	510 mW

#### description

The '283 and 'LS283 adders are electrically and functionally identical to the '83A and 'LS83A, respectively; only the arrangement of the terminals has been changed. The 'S283 high performance versions are also functionally identical.

These improved full adders perform the addition of two 4-bit binary words. The sum  $(\Sigma)$  outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look-ahead across all four bits generating the carry term in ten nanoseconds, typically, for the '283 and 'LS283, and 7.5 nanoseconds for the 'S283. This capability provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.


The adder logic, including the carry, is implemented in its true form. End around carry can be accomplished without the need for logic or level inversion.

Series 54, Series 54LS, and Series 54S circuits are characterized for operation over the full temperature range of -55°C to 125°C. Series 74, Series 74LS, and Series 74S circuits are characterized for 0°C to 70°C operation.

SN54283, SN54LS283 . . . J OR W PACKAGE SN54S283 . . . J PACKAGE **SN74283...N PACKAGE** SN74LS283, SN74S283 . . . D OR N PACKAGE (TOP VIEW) 22 []1 U16 [] VCC 15 B3 14 🗌 A3 **A2** 13 **Σ3** Σ1 12 A4 **B1** 11 🗌 B4 10 🔲 Σ4 CO

SN54LS283, SN54S283 . . . FK PACKAGE (TOP VIEW)

**GND** 



NC - No internal connection

#### **FUNCTION TABLE**

						OUT	PUT				
ŀ				WHE	N	/	WHE	N			
1	INF	TU		C0 =	٧ ا		C0 =	н/			
1				/	/ W	HEN		/ w	HEN		
				_	C	2 - L	/	(CZ + )			
A1/	<b>B1</b> /	A2/	B2/	21/	Σ2/	C2/	Σ1/	Σ2/	C2/		
Z.A.	83	<b>/</b> A4	<b>284</b>	Σ3	<u> 24</u>	<u> </u>	<b>∠ £3</b>	Z4	<b>/ 04</b>		
L	L	L	L	L	L	L	н	,L	L		
н	L	L	L	н	L	L	L	н	L		
١ ـ	н	L	L	н	L	L	L	н	L		
Н	н	L	L	l L	н	L	н	н	L		
L	L	Н	L	L	н	L	н	н	L		
Н	L	н	L	н	н	L	L	L	н		
L	н	н	L	н	н	L	L	L	н		
H	н	н	L	L	L	н	н.	L	н		
L	L	L	н	L	н	L	н	44	L		
н	L	L	н	н	н	L	L	L	н		
L	н	L	н	H	н	L	L.	L	н		
Н	н	L	н	L	L	н	н	L	н		
L	L	Н	н	L	L	н	н	L	н		
н	L	н	н	н	L	н	L	Н	н		
L	н	н	н	н	L	н	L	Н	н		
Н	н	Н	н	L	н	н	н	н	н		


H = high level, L = low level

NOTE: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs Σ1 and Σ2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ3, Σ4, and C4.



SDLS095A - OCTOBER 1976 - REVISED MARCH 1988


#### logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


#### logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

## schematics of inputs and outputs

**EQUIVALENT OF EACH INPUT**  $v_{cc}$ 



'LS283

**EQUIVALENT OF** TYPICAL OF ALL OUTPUTS **EACH INPUT** vccv<sub>cc</sub> 100 Ω NOM Req INPUT OUTPUT C0 input:  $R_{eq} = 17 \text{ k}\Omega \text{ NOM}$ Any A or B:  $R_{eq} = 8.5 \text{ k}\Omega \text{ NOM}$ 

TYPICAL OF ALL OUTPUTS **EQUIVALENT OF EACH INPUT** ۷cç **50 Ω NOM** 2.8 kΩ NOM INPUT OUTPUT

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .																					7V
Input voltage: '283, 'S283	,								٠.								•				5.5V
'LS283	,																				7V
Interemitter voltage (see Note 2) .																					5.5V
Operating free-air temperature range:	: 1	SN5	42	33,	SN	54	LS2	283	, S	N5	452	283						5	5°(	C to	125°C
	:	SN7	42	83,	SN	74	LS2	283	3, S	N7	452	283							0	°C t	o 70°C
Storage temperature range																		6	5°(	Cto	150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. This rating applies for the '283 and 'S283 only between the following pairs: A1 and B1, A2 and B2, A3 and B3, A4 and B4.



## recommended operating conditions

			SN5428	3		SN7428	3	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply Voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH	Any output except C4			-800			-800	
mightever output current, tOH	Output C4	·		-400			- 400	μА
Low level output ourrent la	Any output except C4			16			16	
Low-level output current, IOL	Output C4			8			8	mA
Operating free-air temperature, TA		55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAM	ETED	TEST CO	NDITIONS†		N5428	3		SN7428	3	
	PANAIV	EIEN	1EST CO	NDITIONS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input volt	tage			2			2			V
VIL	Low-level input volt	age					0.8			0.8	V
VIK	Input clamp voltage	,	VCC = MIN,	I <sub>I</sub> = -12 mA			-1.5			-1.5	V
Vон	High-level output vo	oltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,		2.4	3.6		2.4	3.6	>	v
VOL	Low-level output vo	Itage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V,		0.2	0.4		0.2	0.4	v
I <sub>I</sub>	Input current at ma input voltage	ximum	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1			1	mA
ŧιн	High-level input cur	rent	VCC = MAX,	V <sub>1</sub> = 2.4 V			40			40	μА
IIL	Low-level input curi	rent	VCC = MAX,	V <sub>I</sub> = 0.4 V			-1.6			-1.6	mA
los	Short-circuit	Any output except C4	Von = MAX		-20		-55	-18		-55	<u> </u>
.02	output current §	Output C4	V <sub>CC</sub> = MAX		-20		-70	-18		-70	mA ·
laa	Supply surrout		V <sub>CC</sub> = MAX,	All B low, other inputs at 4.5 V		56			56		
¹cc	Supply current		Outputs open	All inputs at 4.5 V		66	99		66	110	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER ¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	СО	A 53			14	21	<b>!</b>
tpHL	]	Any Σ	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω,		12	21	ns
<sup>t</sup> PLH	A <sub>i</sub> or B <sub>i</sub>	5.	See Note 3		16	24	<u> </u>
tPHL	Ai Oi Bi	$\Sigma_{i}$			16	24	ns
<sup>t</sup> PLH	· C0				9	14	<b>†</b>
<sup>t</sup> PHL	1 .00	C4	CL = 15 pF, RL = 780 Ω,		11.	16	ns
<sup>t</sup> PLH	A. or B.	C4	See Note 3		9	14	
<sup>t</sup> PHL	A <sub>i</sub> or B <sub>i</sub>	L4			11	16	ns

 $<sup>\</sup>P_{tPLH}$  = propagation delay time, low-to-high-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

SOnly one output should be shorted at a time.

tpHL = propagation delay time, high-to-low-level output

## recommended operating conditions

	S	N54LS2	83	SI	N74LS2	83	Ī
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-400			400	μΑ
Low-level output current, IOL			4			8	mA
Operating free-air temperature, TA	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMET		700	T CONDITIO	auc†	SI	154LS2	83	SI	N74LS2	83	····
	PARAMET	EH	1 E 8	ST CONDITIO	NS'	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
VIH	High-level input v	oltage				2			2			V
VIL	Low-level input v	oltage						0.7			0.8	٧
VIK	Input clamp volta	age	V <sub>CC</sub> = MIN,	1 <sub>j</sub> = -18 mA				-1.5			-1.5	٧
Voн	High-level output	voltage	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -400 μA		VIL = VIL max,	2.5	3.4		2.7	3.4		v
Voi	Low-level output	voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	, , ,
VOL	Low-level output	Vortage	VıL = VıL max		IOL = 8 mA					0.35	0.5	V
	Input current at maximum	Any A or B	V MAY	V - 7V				0.2			0.2	
11	input voltage	СО	V <sub>CC</sub> = MAX,	V  = / V				0.1			0.1	mA
1	High-level	Any A or B	V MAY	V -07V				40			40	
ЧН	input current	CO	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				20			20	μΑ
Ī	Low-level	Any A or B	V <sub>CC</sub> = MAX,	V. = 0.4.V			-	-0.8			-0.8	
11L	input current	CO	VCC - MAA,	V  - 0,4 V				-0.4			-0.4	mA
los	Short-circuit out	out current§	V <sub>CC</sub> = MAX			-20		-100	-20		-100	mA
					All inputs grounded		22	39		22	39	
Icc	Supply current		V <sub>CC</sub> = MAX, Outputs open		All B low, other inputs at 4.5 V		19	34		19	34	mA
					All inputs at 4.5 V		19	34		19	34	

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	CO	Any Σ				16	24	
<sup>t</sup> PHL		Any 2				15	24	ns
tPLH .	A <sub>i</sub> or B <sub>i</sub>	2.	1			15	24	
<sup>t</sup> PHL	7,0,5,	$\Sigma_{i}$	$C_L = 15 pF$ ,	$R_L = 2 k\Omega$ ,		15	24	ns
tPLH .	CO	C4	See Note 3			11	17	
tPHL.		<u>س</u>				11	22	ns
<sup>†</sup> PLH	A <sub>i</sub> or B <sub>i</sub>	C4	1			11	17	
tPHL:	7 7 5 6	~				12	17	ns

<sup>¶</sup>tpLH = propagation delay time, low-to-high-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .

<sup>§</sup>Only one output should be shorted at a time and duration of the short-circuit should not exceed one second.

tpHL = propagation delay time, high-to-low-level output

## recommended operating conditions

			SN54S28	3		SN74S28	3	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
	Any output except C4			-1			-1	mA
High-level output current, IOH	Output C4			500			-500	μΑ
	Any output except C4			20			20	
Low-level output current, IOL	Output C4			10			10	mA
Operating free-air temperature,	T <sub>A</sub>	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER			TEST CO	ONDITIONS†	MIN	TYP†	MAX	UNIT
VIH	High-level input vo	itage				2			V
VIL	Low-level input vo	ltage						8.0	V
ViK	Input clamp voltag	je		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.2	V
.,	41' 5 4		SN54S283	V <sub>CC</sub> = MIN,	V <sub>1H</sub> = 2 V,	2.5	3.4		
VOH	High-level output	voltage	SN74S283	V <sub>1L</sub> = 0.8 V,	I <sub>OH</sub> = MAX	2.7	3.4		† ′
VOL	Low-level output v	oltage/		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = MAX			0.5	V
11	Input current at m input voltage	aximum		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1	mA
<sup>1</sup> ІН	High-level input cu	irrent		V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			50	μА
HL	Low-level input cu	rrent		V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.5 V		***************************************	-2	mA
1	Short-circuit	Any outp	out except C4			-40		-100	<del>                                     </del>
los	output current§	Output C	:4	VCC = MAX		-20		-100	mA
Icc	Supply current			V <sub>CC</sub> = MAX,	All B low, other inputs at 4.5 V		80		
•00	coppiy cuitelit			Outputs open	All inputs at 4.5 V		95	160	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	CO	A 53			11	18	
ФНL		Any Σ	$C_{L} = 15 pF$ , $R_{L} = 280 \Omega$ ,		12	18	ns
ФLН	A. or P.	5.	See Note 3		12	18	
tPHL	A <sub>i</sub> or B <sub>i</sub>	Σί			11.5	18	ns ns
tPLH .	CO	C4			6	11	
ФHL.		C4	$C_{L} = 15 pF, R_{L} = 560 \Omega,$		7.5	11	ns
tPLH .	A. or B.	C4	See Note 3		7.5	12	
tPHL	A <sub>i</sub> or B <sub>i</sub>				8.5	12	ns

 $<sup>\</sup>P_{tPLH}$  = propagation delay time, low-to-high-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}$ C.

 $<sup>\</sup>S$  Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

tpHL = propagation delay time, high-to-low-level output





9-Oct-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b> (4/5)	Samples
5962-7604301VEA	ACTIVE	CDIP	J	16	25	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-7604301VE A SNV54LS283J	Sample
76043012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76043012A SNJ54LS 283FK	Sample
7604301EA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	7604301EA SNJ54LS283J	Sample
7604301FA	ACTIVE	CFP	W	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	7604301FA SNJ54LS283W	Samples
JM38510/31202BEA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31202BEA	Samples
JM38510/31202BFA	ACTIVE	CFP	W	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31202BFA	Sample
M38510/31202BEA	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31202BEA	Samples
M38510/31202BFA	ACTIVE	CFP	W	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31202BFA	Samples
SN54LS283J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54LS283J	Samples
SN54S283J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54S283J	Samples
SN74LS283D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS283	Samples
SN74LS283N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS283N	Samples
SN74LS283NE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS283N	Samples
SN74LS283NSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS283	Samples
SN74S283N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74S283N	Samples
SNJ54LS283FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76043012A SNJ54LS 283FK	Samples



## PACKAGE OPTION ADDENDUM

9-Oct-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54LS283J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	7604301EA SNJ54LS283J	Samples
SNJ54LS283W	ACTIVE	CFP	W	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	7604301FA SNJ54LS283W	Samples
SNJ54S283J	ACTIVE	CDIP	J	16	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SNJ54S283J	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

9-Oct-2020

#### OTHER QUALIFIED VERSIONS OF SN54LS283, SN54LS283-SP, SN54S283, SN74LS283, SN74S283:

Catalog: SN74LS283, SN54LS283, SN74S283

• Military: SN54LS283, SN54S283

• Space: SN54LS283-SP

www.ti.com

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application


# PACKAGE MATERIALS INFORMATION


14-Jul-2012 www.ti.com


**TAPE DIMENSIONS** 

## TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**







A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS283NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LS283NSR	SO	NS	16	2000	367.0	367.0	38.0	

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated