

WEEK 3-2017

Combinational circuit II



Two-level circuit optimization

- Boolean functions directly dictates the logic circuit implementation.
- Important to device a way that leads to the simplest logic circuit implementation.
- Although Boolean expressions can be simplified by algebraic manipulation, the procedure is awkward and it is hard to confirm if the simplest expression is obtained.
- A map method is often used to arrive at optimized Boolean equations.

Karnaugh map or K-map

- The map method is commonly referred as **Karnaugh map or K-map.**
- K-map provides **systematic and straight forward** procedure to simplify Boolean functions **up to four variables.**
- Consists of **squares** each of which corresponds to **each minterm (a row of a truth table)** of the Boolean function.
- The Boolean function **is identified in the map** by those squares for which it has value **1.**

Karnaugh map or K-map

- The optimized expression obtained from K-map is always expressed in **sum of products or product of sums forms.**
- Thus, the expression is realizable using **two-level logic circuit implementation.**
- A two-variable K-map has the following structure

Karnaugh map or K-map

- A three-variable K-map has the following structure
- Note that the adjacent squares to east, west, north and south of a given square represent binary combinations that differ by only **one bit**. That is gray code format.
- Two squares can be adjacent even if they do not physically appear adjacent in the K-map. For example, m_0 and m_2 , m_4 and m_6 , in a three variable K-map.

Karnaugh map or K-map

- A Four-variable K-map has the following structure
- **Product terms (minterms)** are thus adjacent if they differ only in **one literal**, which is complemented in one and uncomplemented in another.
- m_0, m_4, m_{12}, m_8 are adjacent to m_2, m_6, m_{14}, m_{10}
- m_0, m_1, m_3, m_2 are adjacent to m_8, m_9, m_{11}, m_{10}
- Two adjacent squares, representing minterms of a function, can be combined to form a product term with one less variable.

Steps in using K-maps

1. To enter the function on the K-map

The function may be given in the form of **truth table**,
a sum of minterms or **a sum of product expressions**.

This is done by placing ‘1’ in the squares for which
the function has a logical ‘1’ for the minterm
corresponding to the square.

Example 1: $F = \sum m(0, 1, 3)$ or $F = \bar{A} + AB$

Steps in using K-maps

2. To identify collections of squares on the map to be considered for the simplified expression.
 - The collection of squares with logical 1 forms a rectangle that represents a simplified expression.
 - The goal is to find the fewest of such rectangles that cover all the squares marked with 1s

Example 1: $F = \sum m(0, 1, 3)$ or $F = \bar{A} + AB$

Steps in using K-maps

3. To read off the sum of products expression corresponding to the constructed rectangles in the map.

Example 1: $F = \sum m(0, 1, 3)$ or $F = \bar{A} + AB$

Example 2: $G = \sum m(1, 2)$

Steps in using K-maps

Example 3: $F(A,B,C) = \sum m(0, 1, 2, 3, 4, 5)$

Example 4: $G(A,B,C) = \sum m(0, 2, 4, 5, 6)$

Steps in using K-maps

Example 5: $H(A,B,C) = \sum m(1, 3, 4, 5, 6)$

Example 6: $F(A,B,C,D) = \sum m(0, 1, 2, 4, 5, 6, 8, 9, 10, 12, 13)$

Steps in using K-maps

Example 7: $G(A, B, C, D) = \overline{A}\overline{C}\overline{D} + \overline{A}D + \overline{B}C + CD + A\overline{B}\overline{D}$


Map manipulation

- Map manipulation can be made systematic if the following terms are introduced.
- **Implicant:** A product term is an implicant of a function if the function has the value 1 for all minterms of the product term.
- *In other words, all rectangles on a map made up of squares containing 1s correspond to implicants.*
- **Prime implicant:** If the removals of any literal from an implicant P results in a product term that is not an implicant of the function, then P is a prime implicant.
- *In other words, prime implicant corresponds to a rectangle containing as many squares as possible.*

Map manipulation


- **Essential prime implicant:** If a miniterm of a function is only included in one prime implicant, then that prime implicant is said to be *essential*.
- *In other words, essential prime implicant is a prime implicant containing at least a square with a 1 that is not included in any other rectangle or prime implicants.*

Example1:



Map manipulation


Example2:



Map manipulation

- ***Selection rule:*** Minimize the overlap among prime implicants as much as possible.

Example: $F(A,B,C,D) = \sum m(0, 1, 2, 4, 5, 10, 11, 13, 15)$



Optimization Algorithm

- Find *all* prime implicants
- Include *all* essential prime implicants in the solution
- Include other prime implicants to cover all minterms not yet covered
- Try to minimize the overlap between the prime implicants

Algorithm example

Example: $F(A,B,C,D) = \sum m(0, 3, 5, 9, 10, 14, 15)$

		CD		C	
		00	01		
AB	00	1	0	1	0
	01	0	1	1	0
A	11	0	0	1	1
	10	0	0	0	1

$\underbrace{D}_{\text{D}}$

$\Big]_B$

Product-of-Sums Optimization

- Find a SOP expression for the complement of the function by grouping 0's instead of 1's
- Invert the function back and apply DeMorgan's Theorem

Product-of-Sums Optimization

- Simplify the following in a POS form

$$\text{Example: } F(A,B,C,D) = \sum m(0, 1, 2, 5, 8, 9, 10)$$

		CD		C	
		00	01		
AB	00	1	1	0	1
	01	0	1	0	0
A	11	0	0	0	0
	10	1	1	0	1

$\underbrace{\hspace{1cm}}_{D}$

$\Bigg]_B$

Don't care conditions

- It may happen that the output of a boolean function for a particular combinations of input variable is unspecified.
- When a particular input combination never occurs, then output is unspecified. For example, in a BCD code, input combinations from 1010 to 1111 will never occur.
- When a particular input combination is expected to occur, but we do not care about its output.
- The unspecified minterms of the function are referred as “Don't care conditions”.

Don't care conditions

- These conditions can be used on a map to provide further simplification of the function.
- Don't care conditions are represented by “X” in K-maps or truth tables
- In choosing adjacent squares to simplify the function in a map, the don't care minterms may be used with either 1's or 0's squares.

Don't care conditions

- These conditions can be used on a map to provide further simplification of the function.
- Example: $F(A,B,C,D) = \sum m(1, 3, 7, 11, 15)$
 $d(A,B,C,D) = \sum m(0, 2, 5)$

		C		
		00	01	
AB	00	X	1	1
	01	0	X	0
A	11	0	0	1
	10	0	0	0

D

Multiple-Level Optimization

- ***Multiple-level circuits* are circuits with more than two gate levels**
- **Multiple-level circuits can have reduced gate input cost compared to two-level circuits, but tend to have longer propagation delay**
- **Multiple-level optimization is performed by applying transformations to circuits**
- **No systematic procedure exists – may not get optimum solution**

Factoring

- *Factoring is finding a factored form from either SOP or POS expressions*
- Example: gate input count = 17

$$\begin{aligned}G &= ABC + ABD + E + ACF + ADF \\&= AB(C + D) + E + AF(C + D) \\&= (AB + AF)(C + D) + E \\&= A(B + F)(C + D) + E\end{aligned}$$

GIC = 9

- Savings of almost half the gate inputs!

Decomposition

- ***Decomposition* is the expression of a function as a set of new functions**
- **Example: gate input count = 26**

$$G = A\bar{C}E + A\bar{C}F + A\bar{D}E + A\bar{D}F + BCDE\bar{F}$$

- **Factor first:**

$$\begin{aligned} G &= A(\bar{C}E + \bar{C}F + \bar{D}E + \bar{D}F) + BCDE\bar{F} \\ &= A(\bar{C} + \bar{D})(E + F) + BCDE\bar{F} \end{aligned}$$

Decomposition

- After factoring:

$$G = A(\bar{C} + \bar{D})(E + F) + BC\bar{D}\bar{E}\bar{F}$$

- Define:

$$X_1 = CD \quad \text{GIC} = 2$$


$$X_2 = E + F \quad \text{GIC} = 2$$

- Rewrite G as:

$$G = A\bar{X}_1X_2 + BX_1\bar{X}_2 \quad \text{GIC} = 14$$

- Savings of 12 gate inputs!

Other Gate Types – NAND Gate



X	Y	Z = $\overline{X \cdot Y}$
0	0	1
0	1	1
1	0	1
1	1	0

- **NAND represents NOT-AND, i.e. the AND function with a NOT applied to the result**

NAND Gate

- By applying DeMorgan's Theorem, the NAND function can also be expressed as:


NAND Gate

- The NAND gate is the natural implementation for CMOS technology in terms of chip area and speed
- The NAND gate is a *universal gate* – a gate type that can implement any Boolean function


NAND as a Universal Gate



NOT




AND



OR

NOR Gate




X	Y	Z = $\overline{X + Y}$
0	0	1
0	1	0
1	0	0
1	1	0

- **NOR** represents NOT-OR, i.e. the OR function with a NOT applied to the result
- The NOR gate is another type of a universal gate

NOR Gate

- By applying DeMorgan's Theorem, the NOR function can also be expressed as:

Exclusive-OR Gate



X	Y	Z = X \oplus Y
0	0	0
0	1	1
1	0	1
1	1	0

- The *Exclusive-OR (XOR)* gate outputs 1 if one of its inputs are 1, but not both
- The XOR is denoted by \oplus and is defined as:

$$X \oplus Y = \bar{X}Y + X\bar{Y}$$

XOR Identities

- The following identities apply to the XOR operation:

$$1. \ X \oplus 0 = X$$

$$2. \ X \oplus 1 = \overline{X}$$

$$3. \ X \oplus X = 0$$

$$4. \ X \oplus \overline{X} = 1$$

$$5. \ X \oplus \overline{Y} = \overline{X \oplus Y}$$

$$6. \ \overline{X} \oplus Y = \overline{X \oplus Y}$$

XOR Identities

- The XOR operation is commutative:

$$A \oplus B = B \oplus A$$

- And associative:

$$(A \oplus B) \oplus C = A \oplus (B \oplus C) = A \oplus B \oplus C$$


Cascading XOR Gates

- An XOR gate can only have two inputs
- The XOR operation on three or more variables is known as the *odd function*, implemented by:



- Similarly, XNOR operation on three or more variables is known as the *even function* and is implemented by adding an inverter to the output of the odd function

Buffer




X	$Z = X$
0	0
1	1

- A *Buffer* is a gate with the function:

$$F = X$$

- It acts as an electrical amplifier used to improve circuit voltage levels and increase the speed of circuit operation

3-State Buffer




EN	IN	OUT
0	X	Z
1	0	0
1	1	1

- **3-State Buffer adds a third logic value – High-Impedance – denoted as *Hi-Z* or just Z**
- The input *EN* (enable) acts as the control line of the buffer

High-Impedance Outputs


- A Hi-Z value behaves as an open-circuit, i.e. the output appears to be disconnected
- Two or more Hi-Z capable gates can hence be connected to the same output line:



EN1	EN0	IN1	IN0	OL
0	0	X	X	
0	1	X	0	
0	1	X	1	
1	0	0	X	
1	0	1	X	
1	1	0	0	
1	1	1	1	
1	1	0	1	
1	1	1	0	

3-State Buffers as a Multiplexer

- Must ensure no electric clashes in the circuit



S	IN1	IN0	OL
0	X	0	
0	X	1	
1	0	X	
1	1	X	

- This circuit acts as a multiplexer with control input S (select)