
آشنایی با زبان اسمبلی AVR دستورات یایه

Dr. Aref Karimiafshar A.karimiafshar@ec.iut.ac.ir



AVR GPR and ALU



LDI - Load Immediate

- Loads an 8-bit constant directly to register 16 to 31
- (i) $Rd \leftarrow K$

Syntax:

Operands:

Program Counter:

(i) LDI Rd,K $16 \le d \le 31, 0 \le K \le 255$ PC ← PC + 1

16-bit Opcode:

1110	KKKK	dddd	KKKK

Status Register (SREG) and Boolean Formula

1	Т	Н	S	V	N	Z	С
_	_	_	_	_	_	_	_

Words

1 (2 bytes)

Cycles

MOV - Copy Register

This instruction makes a copy of one register into another. The source register Rr is left unchanged, while the destination register Rd is loaded with a copy of Rr.

Operation:

(i) $Rd \leftarrow Rr$

Syntax:

Operands:

Program Counter:

(i) MOV Rd,Rr

 $0 \le d \le 31, 0 \le r \le 31$

 $PC \leftarrow PC + 1$

16-bit Opcode:

0010	11rd	dddd	rrrr

Status Register (SREG) and Boolean Formula

I	Т	Н	S	V	N	Z	С
-	_	_	_	_	_	_	_

Words

1 (2 bytes)

Cycles

ADD - Add without Carry

Adds two registers without the C Flag and places the result in the destination register Rd

Operation:

(i) (i) $Rd \leftarrow Rd + Rr$

Syntax:

Operands:

Program Counter:

(i) ADD Rd,Rr

 $0 \le d \le 31, 0 \le r \le 31$

PC ← PC + 1

16-bit Opcode:

0000	11rd	dddd	rrrr

Status Register (SREG) and Boolean Formula

I	Т	Н	S	V	N	Z	С
-	_	⇔	⇔	⇔	⇔	⇔	⇔

Words

1 (2 bytes)

Cycles

ADD - Add without Carry

Status Register (SREG) and Boolean Formula

I	Т	Н	S	V	N	Z	С
-	_	⇔	⇔	⇔	⇔	⇔	⇔

H Rd3 • Rr3 + Rr3 • $\overline{R3}$ + $\overline{R3}$ • Rd3

Set if there was a carry from bit 3; cleared otherwise.

- **S** $N \oplus V$, for signed tests.
- V Rd7 Rr7 $\overline{R7}$ + $\overline{Rd7}$ $\overline{Rr7}$ R7

Set if two's complement overflow resulted from the operation; cleared otherwise.

N R7

Set if MSB of the result is set; cleared otherwise.

Z R7 • R6 • R5 • R4 • R3 • R2 • R1 • R0

Set if the result is \$00; cleared otherwise.

C Rd7 • Rr7 + Rr7 • $\overline{R7}$ + $\overline{R7}$ • Rd7

Set if there was carry from the MSB of the result; cleared otherwise.

Comment

- Use ";" to write a comment in Assembly language
 - Like "//" in C language
- To present number
 - In hex

•	\$ or 0x	LDI R16,	LDI R16, 0x50
	Ψ Θ Ι Θ Λ		

Decimal

• No thing **LDI R16, 50**

Binary

• Ob LDI R16, 0b00110010

NOP - No Operation

• This instruction performs a single cycle No Operation

Operation:

(i) No

Syntax:

Operands:

Program Counter:

(i) NOP

None

PC ← PC + 1

16-bit Opcode:

0000 0000	0000
-----------	------

Status Register (SREG) and Boolean Formula

I	Т	Н	S	V	N	Z	С
_	_	_	_	_	_	_	_

Words

1 (2 bytes)

Cycles

ADC - Add with Carry

 Adds two registers and the contents of the C Flag and places the result in the destination register Rd

Operation:

(i) Rd ← Rd + Rr + C

Syntax:

Operands:

Program Counter:

(i) ADC Rd,Rr

 $0 \le d \le 31, 0 \le r \le 31$

PC ← PC + 1

16-bit Opcode:

0001	11rd	dddd	rrrr

Status Register (SREG) and Boolean Formula

I	Т	Н	S	V	N	Z	С
-	_	⇔	⇔	⇔	⇔	⇔	⇔

Words

1 (2 bytes)

Cycles

SUB – Subtract Without Carry

Subtracts two registers and places the result in the destination register Rd

Operation:

(i) $Rd \leftarrow Rd - Rr$

Syntax:

Operands:

Program Counter:

(i) SUB Rd,Rr

 $0 \le d \le 31, 0 \le r \le 31$

 $PC \leftarrow PC + 1$

16-bit Opcode:

0001	10rd	dddd	rrrr

Status Register (SREG) and Boolean Formula

I	Т	Н	S	V	N	Z	С
-	-	⇔	⇔	⇔	⇔	⇔	⇔

Words

1 (2 bytes)

Cycles

SUB - Subtract Without Carry

 $\mathbf{H} \ \overline{Rd3} \cdot Rr3 + Rr3 \cdot R3 + R3 \cdot \overline{Rd3}$

Set if there was a borrow from bit 3; cleared otherwise.

- **S** N \oplus V, for signed tests.
- $V Rd7 \cdot \overline{Rr7} \cdot \overline{R7} + \overline{Rd7} \cdot Rr7 \cdot R7$

Set if two's complement overflow resulted from the operation; cleared otherwise.

N R7

Set if MSB of the result is set; cleared otherwise.

 $\mathbf{Z} \quad \overline{\mathsf{R7}} \cdot \overline{\mathsf{R6}} \cdot \overline{\mathsf{R5}} \cdot \overline{\mathsf{R4}} \cdot \overline{\mathsf{R3}} \cdot \overline{\mathsf{R2}} \cdot \overline{\mathsf{R1}} \cdot \overline{\mathsf{R0}}$

Set if the result is \$00; cleared otherwise.

 $\mathbf{C} \ \overline{Rd7} \cdot Rr7 + Rr7 \cdot R7 + R7 \cdot \overline{Rd7}$

Set if the absolute value of the contents of Rr is larger than the absolute value of Rd; cleared otherwise.

SBC - Subtract with Carry

 Subtracts two registers and subtracts with the C Flag, and places the result in the destination register Rd.

Operation:

(i) Rd ← Rd - Rr - C

Syntax:

Operands:

Program Counter:

(i) SBC Rd,Rr

 $0 \le d \le 31, 0 \le r \le 31$

PC ← PC + 1

16-bit Opcode:

0000	10rd	dddd	rrrr

Status Register (SREG) and Boolean Formula

I	Т	Н	S	V	N	Z	С
-	-	⇔	⇔	⇔	⇔	⇔	⇔

Words

1 (2 bytes)

Cycles

AND - Logical AND

 Performs the logical AND between the contents of register Rd and register Rr, and places the result in the destination register Rd Operation:

(i) Rd ← Rd • Rr

Syntax:

Operands:

Program Counter:

(i) AND Rd,Rr

 $0 \le d \le 31, 0 \le r \le 31$

 $PC \leftarrow PC + 1$

16-bit Opcode:

0010 00rd	dddd	rrrr
-----------	------	------

Status Register (SREG) and Boolean Formula

I	Т	Н	S	V	N	Z	С
-	_	-	⇔	0	⇔	⇔	_

Words

1 (2 bytes)

Cycles

AND - Logical AND

- **S** $N \oplus V$, for signed tests.
- V 0 Cleared.
- N R7
 Set if MSB of the result is set; cleared otherwise.
- Z R7 R6 R5 R4 R3 R2 R1 R0

 Set if the result is \$00; cleared otherwise.

OR - Logical OR

- Performs the logical OR between the contents of register Rd and register Rr, and places the result in the destination register Rd
 Operation:
 - (i) $Rd \leftarrow Rd \vee Rr$

Syntax:

Operands:

Program Counter:

(i) OR Rd,Rr

 $0 \le d \le 31, 0 \le r \le 31$

PC ← PC + 1

16-bit Opcode:

001	10	10rd	dddd	rrrr

Status Register (SREG) and Boolean Formula

I	Т	Н	S	V	N	Z	С
-	_	-	⇔	0	⇔	⇔	-

Words

1 (2 bytes)

Cycles

EOR – Exclusive OR

 Performs the logical EOR between the contents of register Rd and register Rr and places the result in the destination register Rd

Operation:

(i) $Rd \leftarrow Rd \oplus Rr$

Syntax:

Operands:

Program Counter:

(i) EOR Rd,Rr

 $0 \le d \le 31, 0 \le r \le 3$

PC ← PC + 1

16-bit Opcode:

0010	01rd	dddd	rrrr
	1		

Status Register (SREG) and Boolean Formula

1	Т	Н	S	V	N	Z	С
_	-	_	⇔	0	⇔	⇔	_

Words 1 (2 bytes)

Cycles 1

Summary

ALU Instructions Using Two GPRs

Instructio	OID .	
ADD	Rd, Rr	ADD Rd and Rr
ADC	Rd, Rr	ADD Rd and Rr with Carry
AND	Rd, Rr	AND Rd with Rr
EOR	Rd, Rr	Exclusive OR Rd with Rr
OR	Rd, Rr	OR Rd with Rr
SBC	Rd, Rr	Subtract Rr from Rd with carry
SUB	Rd, Rr	Subtract Rr from Rd without carry

Rd and Rr can be any of the GPRs.

MUL - Multiply Unsigned

 This instruction performs 8-bit × 8-bit → 16-bit unsigned multiplication



 The multiplicand Rd and the multiplier Rr are two registers containing unsigned numbers. The 16-bit unsigned product is placed in R1 (high byte) and R0 (low byte). Note that if the multiplicand or the multiplier is selected from R0 or R1 the result will overwrite those after multiplication.

MUL - Multiply Unsigned

Operation:

(i) R1:R0 ← Rd × Rr (unsigned ← unsigned × unsigned)

Syntax:

Operands:

Program Counter:

(i) MUL Rd,Rr

 $0 \le d \le 31, 0 \le r \le 31$

PC ← PC + 1

16-bit Opcode:

1001 11rd dddd rrrr

Status Register (SREG) and Boolean Formula

1	Т	Н	S	V	N	Z	С
-	_	_	-	_	_	⇔	⇔

C R15

Z R15 • R14 • R13 • R12 • R11 • R10 • R9 • R8R7 • R6 • R5 • R4 • R3 • R2 • R1 • R0

Set if the result is \$0000; cleared otherwise.

MULS - Multiply Signed

- This instruction performs 8-bit × 8-bit → 16-bit signed multiplication
 Operation:
 - (i) R1:R0 \leftarrow Rd \times Rr (signed \leftarrow signed \times signed)

Syntax:

Operands:

Program Counter:

(i) MULS Rd,Rr

 $16 \le d \le 31, 16 \le r \le 31$

 $PC \leftarrow PC + 1$

16-bit Opcode:

0000	0010	dddd	rrrr

Status Register (SREG) and Boolean Formula

I	Т	Н	S	V	N	Z	С
-	_	_	_	_	_	⇔	⇔

- **C** R15
- Z R15 R14 R13 R12 R11 R10 R9 R8R7 R6 R5 R4 R3 R2 R1 R0

 Set if the result is \$0000; cleared otherwise.

پایان

موفق و پیروز باشید