This submission includes the Datapath and Controller ("Datapath & Controller Units.pdf"), the Verilog codes (in "Verilog" folder), the pseudocode for testing ("Verilog\code.txt"), the binary code ("Verilog\nst\_space.txt" has spaced code and "Verilog\inst.txt" has code without space), and a Python code ("Verilog\generate.py") which generates 20 signed integers and stores them ("Verilog\data.txt" for binary values and "Verilog\data\_interpretation.txt" for decimal values and expected answer).

For example, when "data.txt" is

## the waveform is:



## We have included some close-up views of the waveform:

