```
library ieee;
 1
     use ieee.std_logic_1164.all;
 3
     use ieee.std_logic_arith.all;
 4
     use ieee.std_logic_unsigned.all;
 5
 6
    entity data_path is
 7
        port (
8
           --clock and memory clock
9
           clk, mclk : in std_logic;
10
           --memory signals
11
           wen, en: in std_logic;
12
           --register control signals
13
           clr_a, ld_a: in std_logic;
14
           clr_b, ld_b: in std_logic;
15
           clr_c, ld_c: in std_logic;
16
           clr_z, ld_z: in std_logic;
17
           clr_pc, ld_pc: in std_logic;
           clr_ir, ld_ir: in std_logic;
18
19
           --register outputs
20
           out_a, out_b: out std_logic_vector(31 downto 0);
           out_c, out_z: out std_logic;
21
22
           outp, out_ir: out std_logic_vector(31 downto 0);
23
           --pc special input
24
           inc_pc: in std_logic;
25
           --address and data bus signal debug
26
           addr_out : inout std_logic_vector (31 downto 0);
27
           data_in: in std_logic_vector(31 downto 0);
28
           DATA_BUS, mem_out, mem_in: inout std_logic_vector (31 downto 0);
29
           in_mux1: in std_logic;
30
           in_mux2: in std_logic_vector(1 downto 0);
31
           --alu op
32
           alu_op: in std_logic_vector(2 downto 0);
33
           --mux controllers
34
           data_mux : in std_logic_vector(1 downto 0);
35
           reg_mux: in std_logic;
36
           a_mux, b_mux: in std_logic;
37
           im_mux1, im_mux2: in std_logic_vector(1 downto 0));
38
     end data_path;
39
40
     architecture description of data_path is
41
        --components
42
43
        component alu
44
           port (
45
              a, b: in std_logic_vector(31 downto 0);
46
              op: in std_logic_vector(2 downto 0);
47
              result: inout std_logic_vector(31 downto 0);
48
              cout: out std_logic;
49
              zero: out std_logic);
50
        end component alu;
51
52
        component register1
53
           port (
54
              d,ld,clr,clk: in std_logic;
55
              Q: out std_logic);
56
        end component register1;
57
58
        component register32
59
           port (
60
              d: in std_logic_vector(31 downto 0);
61
              ld,clr,clk: in std_logic;
62
              Q: out std_logic_vector(31 downto 0));
```

```
63
         end component register32;
 64
 65
         component pc
 66
            port (
 67
               clr, clk, ld, inc: in std_logic;
 68
               d: in std_logic_vector(31 downto 0);
 69
               q: inout std_logic_vector(31 downto 0));
 70
         end component pc;
 71
 72
         component memoryModule
 73
            port (
 74
               clk: in std_logic;
 75
               addr: in unsigned (7 downto 0);
 76
               data_in : in std_logic_vector(31 downto 0);
               wen, en: in std_logic;
 77
 78
               data_out: out std_logic_vector(31 downto 0));
 79
         end component memoryModule;
 80
 81
         component lze
 82
            port (
 83
               lze_in: in std_logic_vector(31 downto 0);
 84
               lze_out: out std_logic_vector(31 downto 0));
 85
         end component lze;
 86
 87
         component uze
 88
            port (
 89
               uze_in : in std_logic_vector(31 downto 0);
 90
               uze_out: out std_logic_vector(31 downto 0));
 91
         end component uze;
 92
 93
         component red
 94
            port (
 95
               red_in : in std_logic_vector(31 downto 0);
               red_out : out unsigned(7 downto 0));
 96
 97
         end component red;
 98
 99
         component mux2to1
100
            port (
101
               s : in std_logic;
102
               w0, w1 : in std_logic_vector(31 downto 0);
103
               f: out std_logic_vector(31 downto 0));
104
         end component mux2to1;
105
106
         component mux4to1
107
            port (
108
               s : in std_logic_vector(1 downto 0);
109
               x0, x1, x2, x3 : in std_logic_vector(31 downto 0);
110
               f : out std_logic_vector(31 downto 0));
111
         end component mux4to1;
112
113
         --signals
114
115
         signal IR_out, data_bus1, lze_pc_out, lze_Amux_out, lze_Bmux_out, Amux_out, Bmux_out,
      registerA_out, registerB_out, registerMux_out, memory_out : std_logic_vector(31 downto 0);
         signal uze_imMUX1_out, imMUX1_out, lze_imMUX2_out, imMUX2_out, alu_out : std_logic_vector
116
      (31 downto 0);
117
         signal red_DataMem_out: unsigned (7 downto 0);
118
         signal zero_flag, carry_flag : std_logic;
119
         signal temp : std_logic_vector(30 downto 0) := (others => '0');
120
            begin
121
               ir_register : register32 port map (data_bus, ld_ir, clr_ir, clk, IR_out);
122
               a_register: register32 port map (Amux_out, ld_a, clr_a, clk, registerA_out);
```

```
123
               b_register: register32 port map(Bmux_out, ld_b, clr_b, clk, registerB_out);
124
               alu_component: alu port map(imMuX1_out, imMUX2_out, alu_op, alu_out, carry_flag,
      zero_flag);
125
               memory_component: memoryModule port map (mclk, RED_DataMem_out, registerMux_out,
      wen, en, memory_out);
126
              DATA_BUS <= data_bus1;</pre>
127
               lze_pc : lze port map (IR_out, lze_pc_out);
128
               lze_A_mux : lze port map (IR_out, lze_Amux_out);
129
               A_mux0 : mux2to1 port map (a_mux, data_bus, lze_Amux_out, Amux_out);
130
              lze_B_mux : lze port map (IR_out, lze_Bmux_out);
131
               B_mux0: mux2to1 port map (b_mux, data_bus, lze_Bmux_out, Bmux_out);
132
               reg_mux0: mux2to1 port map (reg_mux, registerA_out, registerB_out, registerMux_out
      );
133
               RED_DATA_MEM: red port map (IR_out, red_DataMem_out);
134
               UZE_IM_MUX1: uze port map (IR_out, UZE_imMUX1_out);
135
               IM_MUX1a : mux2to1 port map (in_mux1,registerA_out, UZE_imMUX1_out, imMUX1_out);
136
               LZE_IM_MUX2 : lze port map (IR_out, LZE_imMUX2_out);
137
               IM_MUX2a : mux4to1 port map (in_mux2, registerB_out, LZE_imMUX2_out, (temp & '1'),
      (others => '0'), imMUX2_out);
               DATA_MUX0: mux4to1 port map (data_mux, data_in, memory_out, alu_out, (others => '0'
138
      ), data_bus1);
139
         end description;
140
141
142
143
144
145
146
```