Name: Xinyu Hadrian Hu, and Duan Wei Zhang

Student Number: 500194233, and 500824903

Date: June 26, 2020

COE 608: Computer Architecture and Design

COE 608: Lab 3, Part 1 Report

Purpose

The purpose of this lab is to generate the components of a 32-bit ALU, with six different operations. The addition and subtraction units must be done in structural form of VHDL.

Design and Implementation

The goal of the 32-bit ALU is to perform the following operations:

32-bit ALU					
OP Name	Neg/Tsel	ALU-Select	Operation Performed		
AND (logical)	0	00	Result <= a AND b		
OR (logical)	0	01	Result <= a OR b		
ADD	0	10	Result <= a + b		
SUB	1	10	Result <= a - b		
ROL	1	00	Result <= a << 1		
ROR	1	01	Result <= a >> 1		

Figure 1: ALU Operations

The first step is to create the adder, since it is not possible to use behavioral model in this lab to create the adder circuit.

Full Adder Truth Table					
A	B	Cin	Sum	▼ Cout ▼	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	
		Sum	A xor B xor C		
		Cout	(A and (B or C)) or (B and C)		

Figure 2: Full Adder Circuit with logical functions

Next, the operation of the two-to-one multiplexer is illustrated below:

2 to 1 Multiplexer					
A	B	X	A and not Y	B and X	A and not X or (B and X
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	1	1
1	0	0	1	0	1
1	0	1	0	0	0
1	1	0	0	0	0
1	1	1	0	1	1

Figure 3: Two-to-one multiplexer

Next, the binary-coded-decimal to seven-segment converter is shown below. It is assumed that the seven-segment display is cathode-active.

BCD to 7 segment display				
BCD Code	7seg Code	Symbol		
0000	0000001	0		
0001	1001111	1		
0010	0010010	2		
0011	0000110	3		
0100	1001100	4		
0101	0100100	5		
0110	0100000	6		
0111	0001111	7		
1000	0000000	8		
1001	0000100	9		
1010	0001000	A		
1011	1100000	В		
1100	0110001	C		
1101	1000010	D		
1110	0110000	Е		
1111	0111000	F		

Figure 4: BCD to 7 segment display Truth Table

One-bit Adder: Functional and Timing Waveforms




Figure 5: 1-bit Adder Functional Waveform




Figure 6: 1-bit Adder Timing Waveform

32-bit Adder: Functional and Timing Waveforms




Figure 7: 32-bit Adder Functional Waveform




Figure 8: 32-bit Adder Timing Waveform

2 to 1 Multiplexer: Functional and Timing Waveforms




Figure 9: 2-to1 Multiplexer Functional Waveform




Figure 10: 2-to-1 Multiplexer Timing Waveform

32-bit ALU: Functional and Timing Waveforms




Figure 11: 32-bit ALU Functional Waveform




Figure 12: 32-bit ALU Timing Waveform

Discussions and Conclusions


All of the above devices work as expected. The worst-case delay of the 32-bit ALU is 1 ns, for most outputs. The longest delay occurs at the positive or negative signs of the output. The worst delay for the negative output symbol is 40 ns.


Appendices: VHDL Codes for the ALU and other Supporting Devices

The files are attached as PDF to make this document easier to read.

```
1
     library ieee;
 2
     use ieee.std_logic_1164.all;
 3
   use ieee.std_logic_arith.all;
 4
    use ieee.std_logic_unsigned.all;
 5
 6
   entity adder is
7
       port (
8
           x, y: in std_logic;
9
          mode: in std_logic;
10
          cin : in std_logic;
11
           cout : out std_logic;
12
           s : out std_logic);
13 end adder;
14
15
    architecture behavior of adder is
16
       signal temp : std_logic;
17
          begin
18
              process (mode)
19
                 begin
20
                    if (mode = '1') then
21
                       temp <= (y xor mode);</pre>
22
                    else
23
                       temp <= y;
24
                    end if;
                 s \ll (x xor temp xor cin) or (x and temp and cin);
25
26
                 cout <= (x and temp) or (x and cin) or (cin and temp);</pre>
27
              end process;
28
   end behavior;
29
30
```

31





```
library ieee;
 1
 2
     use ieee.std_logic_1164.all;
     use ieee.std_logic_arith.all;
 3
 4
     use ieee.std logic unsigned.all;
 5
 6
     ENTITY adder32 IS
 7
        PORT (cin
                        :IN STD_LOGIC;
 8
            mode
                        :IN STD_LOGIC; -- 1 = sub , 0 = add
9
                        : in std_logic_vector (31 downto 0);
10
                        : in std_logic_vector (31 downto 0);
            У
                        : out std_logic_vector(31 downto 0);
11
12
                        :OUT STD_LOGIC
            cout
13
        );
14
     end adder32;
15
16
     ARCHITECTURE description of adder32 IS
17
        SIGNAL c31,c30,c29,c28,c27,c26,c25,c24,c23,c22,c21,c20,c19,c18,c17,c16,c15,c14,c13,c12,
     c11,c10,c9,c8,c7,c6,c5,c4,c3,c2,c1,c0 : STD_LOGIC;
18
        COMPONENT adder
19
           port (
20
           x : in std_logic;
21
           y : in std_logic;
22
           mode : in std_logic;
23
           cin : in std_logic;
24
           cout : out std_logic;
25
           s : out std_logic
26
           );
27
           END COMPONENT;
28
     BEGIN
29
           --st0: adder port map (x(0), y(0), mode, cin, c1, s(0));
30
           st0: adder port map (x(0), y(0), mode, mode, c1, s(0));
31
           st1: adder port map (x(1), y(1), mode, c1, c2, s(1));
32
           st2: adder port map (x(2), y(2), mode, c2, c3, s(2));
33
           st3: adder port map (x(3), y(3), mode, c3, c4, s(3));
34
           st4: adder port map (x(4), y(4), mode, c4, c5, s(4));
           st5: adder port map (x(5), y(5), mode, c5, c6, s(5));
35
36
           st6: adder port map (x(6), y(6), mode, c6, c7, s(6));
           st7: adder port map (x(7), y(7), mode, c7, c8, s(7));
37
38
           st8: adder port map (x(8), y(8), mode, c8, c9, s(8));
39
           st9: adder port map (x(9), y(9), mode, c9, c10, s(9));
40
           st10: adder port map (x(10), y(10), mode, c10, c11, s(10));
41
           st11: adder port map (x(11), y(11), mode, c11, c12, s(11));
42
           st12: adder port map (x(12), y(12), mode, c12, c13, s(12));
43
           st13: adder port map (x(13), y(13), mode, c13, c14, s(13));
44
           st14: adder port map (x(14), y(14), mode, c14, c15, s(14));
45
           st15: adder port map (x(15), y(15), mode, c15, c16, s(15));
           st16: adder port map (x(16), y(16), mode, c16, c17, s(16));
46
47
           st17: adder port map (x(17), y(17), mode, c17, c18, s(17));
48
           st18: adder port map (x(18), y(18), mode, c18, c19, s(18));
49
           st19: adder port map (x(19), y(19), mode, c19, c20, s(19));
50
           st20: adder port map (x(20), y(20), mode, c20, c21, s(20));
51
           st21: adder port map (x(21), y(21), mode, c21, c22, s(21));
52
           st22: adder port map (x(22), y(22), mode, c22, c23, s(22));
53
           st23: adder port map (x(23), y(23), mode, c23, c24, s(23));
           st24: adder port map (x(24), y(24), mode, c24, c25, s(24));
54
55
           st25: adder port map (x(25), y(25), mode, c25, c26, s(25));
56
           st26: adder port map (x(26), y(26), mode, c26, c27, s(26));
57
           st27: adder port map (x(27), y(27), mode, c27, c28, s(27));
58
           st28: adder port map (x(28), y(28), mode, c28, c29, s(28));
           st29: adder port map (x(29), y(29), mode, c29, c30, s(29));
59
60
           st30: adder port map (x(30), y(30), mode, c30, c31, s(30));
           st31: adder port map (x(31), y(31), mode, c31, cout, s(31));
61
```


Project: alu


62 end description;

63

Date: June 06, 2020


Page 2 of 2 Revision: alu







alu.vhd Project: alu


```
1
     library ieee;
     use ieee.std_logic_1164.all;
 3
   use ieee.std_logic_arith.all;
 4
    use ieee.std_logic_unsigned.all;
 5
    use ieee.numeric_std.all;
 7
    entity alu is
 8
      port(
9
           a, b: in std_logic_vector(31 downto 0);
10
           op: in std_logic_vector(2 downto 0);
           result: inout std_logic_vector(31 downto 0);
11
12
           cout, zero: out std_logic);
13
     end alu;
14
15
     architecture description of alu is
16
        component adder32 is
17
          port (
18
              cin, mode: in std_logic;
19
              x, y: in std_logic_vector(31 downto 0);
20
              s : out std_logic_vector(31 downto 0);
21
              cout: out std_logic);
22
        end component adder32;
23
           signal addd: std_logic_vector(31 downto 0);
24
           signal coutplus: std_logic;
25
           signal shift: std_logic_vector(31 downto 0);
26
              begin
27
                 muxadd: adder32 port map (op(2), op(2), a, b, addd, coutplus);
28
                    process (op)
29
                       begin
30
                          if op = "000" then
31
                             result <= a and b;
                          elsif op = "001" then
32
33
                             result <= a or b;
34
                          elsif op = "010" then
35
                            result <= addd;
36
                             cout <= coutplus;</pre>
37
                          elsif op = "110" then
38
                             result <= addd;
39
                             cout <= coutplus;</pre>
40
                          elsif op = "100" then
41
                             shift(0) <= a(31);
42
                             shift(31 downto 1) \le a(30 downto 0);
43
                             result <= shift;
44
                          elsif op = "101" then
45
                             shift(31) \le a(0);
46
                             shift(30 downto 0) \le a(31 downto 1);
47
                             result <= shift;
48
49
                             result <= (others => '0');
50
                          end if;
51
52
                          53
                             zero <= '1';
54
                          else
55
                             zero <= '0';
56
                          end if;
57
58
                    end process;
59
60
     end description;
61
62
```





```
1
    library ieee;
 2
   use ieee.std_logic_1164.all;
 3 use ieee.std_logic_arith.all;
   use ieee.std_logic_unsigned.all;
 5
      entity mux2too1 is
 6
      port(
7
          st : in std_logic;
8
          w0,w1 : in std_logic;
9
          cin : out std_logic
10
          );
11
          end mux2too1;
12
13 architecture description of mux2too1 is begin
       --if (st = '0') then -- st if start
14
          --cin <= '0';
15
          --elsif(st = '1')then
16
          --cin <= '1';
17
       --end if; --st if end
18
19
    end description;
20
```





```
library ieee;
 1
2
   use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4
    use ieee.std_logic_unsigned.all;
5
6 entity two_bit_asu is
7
       port (
8
      a, b: in std_logic_vector(1 downto 0);
9
      add_sub: in std_logic;
10
      result: out std_logic_vector(1 downto 0));
11
   end two_bit_asu;
12
13
   architecture behavior of two_bit_asu is
14
       begin
15
          process(a,b,add_sub)
16
             begin
17
                if add_sub = '0' then --adding
18
                   result <= a or b;
19
                elsif add_sub = '1' then --subtracting
20
                   result <= (a or (not b)) + 1;
21
                end if;
22
          end process;
23 end behavior;
```

