```
1
     library ieee;
     use ieee.std_logic_1164.all;
 3
   use ieee.std_logic_arith.all;
    use ieee.std_logic_unsigned.all;
 5
   entity ResetCircuit is
7
    port(
8
           clock, Reset, data: in std_logic;
9
           clr_PC, enable_PD: out std_logic);
10
   end ResetCircuit;
11
12
    architecture behavior of ResetCircuit is
13
      begin
14
           process (clock, Reset)
15
              variable count: integer;
16
                 begin
17
                    if clock'event and clock = '1' then
                       if Reset = '1' then
18
                          enable_PD <= '0';</pre>
19
20
                          clr_PC <= '1';
21
                          count := 0;
                       elsif Reset = '0' then
22
23
                          enable_PD <= '1';
24
                          if count = 3 then
25
                             count := 3;
26
                             clr_PC <= '0';
27
                          else
28
                             count := count + 3;
29
                          end if;
30
                       end if;
31
                    end if;
          end process;
32
33
    end behavior;
34
35
```

36