```
library ieee;
 1
 2
   use ieee.std_logic_1164.all;
   use ieee.std_logic_unsigned.all;
 3
 4
 5
   entity mux4to1 is
      port
 6
7
          (s : in std_logic_vector(1 downto 0);
8
          x0, x1, x2, x3 : in std_logic_vector(31 downto 0);
9
          f : out std_logic_vector(31 downto 0));
10
   end mux4to1;
11
12
   architecture behavior of mux4tol is
13
     begin
14
          with s select
15
            f <= x0 when "00",
                  x1 when "01",
16
17
                  x2 when "10",
                  x3 when "11";
18
19
   end behavior;
20
21
22
```