Name: Xinyu Hadrian Hu, and Duan Wei Zhang

Student Number: 500194233, and 500824903

TA: Jasminder Singh

Date: June 28, 2020

COE 608: Computer Architecture and Design

COE 608: Lab 4, Part 1 Report

Objective

The purpose of this lab is to create a memory module for the 32-bit ALU, and later the instruction set architecture (ISA) for the million instructions per second (MIPS) ISA.

Design and Implementation

Provided below is the truth table for the memory module. The address is an 8-bit data, and the data-in and data-outs are 32-bit data. See Figure 1: Memory Module Truth Table.

Memory Module (sample from waveform)				
clk 🔻	en 🔽	wen (unsigne	data_in (unsigne	data_out(unsigne
0	1	0	0	0
1	0	1	0	0
0	1	2	2	0
1	1	3	2	0
0	1	4	4	0
1	0	5	4	0
0	1	6	6	0
1	1	7	6	0
0	0	8	8	0
1	0	9	8	0
0	1	10	10	0
1	1	11	10	0
0	1	12	12	4
1	1	13	12	4

Figure 1: Memory Module Truth Table

Observations and Results

Below are the observations from functional and timing waveforms: See Figure 2: Memory Module Functional Waveform and Figure 3: Memory Module Timing Waveform.

Memory Module: Functional and Timing




Figure 2: Memory Module Functional Waveform




Figure 3: Memory Module Timing Waveform

Discussions and Conclusions

The memory module works as intended. The worst case delays for the memory module is 5 ns, as can be observed from the timing simulation waveform.

Appendix: VHDL Codes and Screenshots of Waveforms

I have provided the VHDL and screenshots of the waveforms for easier reading.

34

```
1
     library ieee;
     use ieee.std_logic_1164.all;
 2
 3
   use ieee.numeric_std.all;
 4
 5
    entity memoryModule is
 6
      port (
7
           clk: in std_logic;
8
           addr: in unsigned (7 downto 0);
9
           data_in : in std_logic_vector(31 downto 0);
10
           wen, en: in std_logic;
11
           data_out: out std_logic_vector(31 downto 0));
12
    end memoryModule;
13
14
   architecture description of memoryModule is
15
        type memory2D is array (7 downto 0) of std_logic_vector(31 downto 0);
16
        signal memoryModuleArray : memory2D;
17
           begin
18
              process(clk,en,wen)
19
                 begin
20
                    if falling_edge(clk) then
21
                        if (en = '1' \text{ and } wen = '0') then
22
                           data_out <= memoryModuleArray (to_integer (unsigned (addr)));</pre>
23
                        elsif (en = '1' and wen = '1') then
24
                           memoryModuleArray (to_integer (unsigned (addr))) <= data_in;</pre>
25
                           data_out <= (others => '0');
26
                       end if;
27
                    end if;
28
                    if en = '0' then
29
                        data_out <= (others => '0');
30
                    end if;
31
              end process;
32
     end description;
33
```

