

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity op_inv is
7      port(
8          enable: in std_logic;
9          op: in std_logic_vector(2 downto 0);
10         op_out : out std_logic_vector (2 downto 0));
11 end op_inv;
12
13 architecture behavior of op_inv is
14     begin
15         process(enable, op)
16             begin
17                 if enable = '0' then
18                     op_out <= op;
19                 elsif enable = '1' then
20                     op_out <= not op;
21                 else
22                     op_out <= "---";
23                 end if;
24             end process;
25 end behavior;
26
27
28
```