```
1
     library ieee;
 2
 3
     use ieee.std_logic_1164.all;
 4
     use ieee.std logic arith.all;
 5
     use ieee.std_logic_unsigned.all;
 7
     entity ControlUnit is
 8
       port (
9
           clk, mclk: in std_logic;
10
           enable: in std_logic;
11
           statusC, statusZ: in std_logic;
12
           inst: in std_logic_vector(31 downto 0);
13
           A_mux, B_mux, IM_Mux1, REG_Mux : out std_logic;
14
           IM_mux2, DATA_Mux: out std_logic_vector (1 downto 0);
15
           ALU_op: out std_logic_vector(2 downto 0);
16
           inc_PC, ld_PC, clr_IR, ld_IR: out std_logic;
17
           clr_A, clr_B, clr_C, clr_Z : out std_logic;
18
           ld_A, ld_b, ld_C, ld_Z: out std_logic;
19
           T : out std_logic_vector(2 downto 0);
20
           wen, en: out std_logic);
21
     end ControlUnit;
22
23
    architecture description of ControlUnit is
24 --define state types
25
        type statetype is (state_0, state_1, state_2, s0);
26
        --state signals
27
        signal present_state: statetype;
28
        signal inst_sig, inst_sig2: std_logic_vector(3 downto 0);
29
           begin
30
               inst sig <= inst(31 downto 28);</pre>
31
              inst_sig2 <= inst(27 downto 24);</pre>
32
33
               --state machine
34
              process(clk, enable, mclk, inst, statusC, statusZ)
35
36
                     if (enable = '0') then
37
                        present_state <= s0;</pre>
38
                     elsif (rising_edge(clk)) then
39
                        case present_state is
40
                           when s0 => present_state <= state_0;</pre>
41
                           when state_0 => present_state <= state_1;</pre>
42
                           when state_1 => present_state <= state_2;</pre>
43
                           when state_2 => present_state <= state_0;</pre>
44
                        end case;
45
                     end if;
46
               end process;
47
48
               --decoder and memory signal
49
                  process (present_state)
50
                     begin
51
                        case present_state is
52
                           when s0 => clr_IR <= '0';
53
                                       ld_IR <= '1';
54
                                       ld_PC <= '1';
55
                                       inc_PC <= '0';
56
                                       clr_A <= '0';
57
                                       ld_A <= '0';
58
                                       clr_B <= '0';
59
                                       ld b <= '0';
60
                                       ld_C <= '0';
61
                                       clr_C <= '0';
62
                                       clr_Z <= '0';
```

248

Revision: ControlUnit

Revision: ControlUnit

373

374

375

376

377 378

379

380

381

382

383

384

385 386

387 388

389

390 391

392

393 394

395

396

397

398

399

400

401 402

403

404

405

406

407

408

409 410

411

412

413

414

415 416

417

418 419

420

421

422

423 424

425 426

427

428 429

430

431

432

433

434

```
REG_Mux <= 'X';</pre>
  DATA_Mux <= "10";
  IM Mux1 <= '1';</pre>
  IM mux2 <= "XX";</pre>
when "0101" => --bne
  clr_IR <= '0';
  ld_IR <= '0';
 ld_PC <= '1';
 inc_PC <= '0';
  clr_A <= '0';
 ld_A <= '0';
 clr_B <= '0';
 ld b <= '0';
  ld C <= '0';
 clr_C <= '0';
  clr_Z <= '0';
 ld_Z <= '0';
  alu_op <= "XXX";</pre>
  en <= 'X';
  wen <= 'X';
  A_mux <= '0';
  B_mux <= 'X';
  REG_Mux <= 'X';</pre>
  DATA_Mux <= "XX";
  IM Mux1 <= 'X';</pre>
  IM_mux2 <= "XX";</pre>
 when "1000" => --beq
 clr_IR <= '0';
 ld_IR <= '0';
 ld_PC <= '0';
 inc_PC <= '0';
 clr_A <= '0';
 ld_A <= '0';
 clr_B <= '0';
  ld b <= '0';
 ld_C <= '0';
 clr_C <= '0';
 clr_Z <= '0';
 ld_Z <= '1';
 alu_op <= "110";
  en <= 'X';
  wen <= 'X';
  A_mux <= '0';
  B_mux <= 'X';
 REG_Mux <= 'X';</pre>
  DATA Mux <= "XX";
  IM_Mux1 <= '0';</pre>
 IM mux2 <= "00";</pre>
   if statusZ = '0' then
      ld_PC <= '1';
      ld_PC <= '0';
   end if;
when "0110" => --add - check multiplexer A
  clr_IR <= '0';
  ld_IR <= '0';
  ld_PC <= '0';
  inc_PC <= '0';
  clr_A <= '0';
```

ControlUnit.vhd

ControlUnit.vhd

ControlUnit.vhd

Date: July 28, 2020

ControlUnit.vhd

```
745
746
                                          clr_Z <= '0';
747
                                          ld_Z <= '1';
748
                                          alu_op <= "110";
749
                                          en <= 'X';
750
                                          wen <= 'X';
751
                                          A_mux <= '0';
752
                                          B_mux <= 'X';
753
                                          REG_Mux <= 'X';</pre>
754
                                          DATA_Mux <= "10";
755
                                          IM_Mux1 <= '0';</pre>
756
                                          IM_mux2 <= "10";</pre>
757
                                        when "1111" => --ror
758
759
                                          clr_IR <= '0';
760
                                          ld_IR <= '0';
761
                                          ld_PC <= '0';</pre>
762
                                          inc_PC <= '0';
763
                                          clr_A <= '0';
764
                                          ld_A <= '1';
765
                                          clr_B <= '0';
766
                                          ld_b <= '0';
767
                                          ld_C <= '1';
768
                                          clr_C <= '0';
769
                                          clr_Z <= '0';
                                          ld_Z <= '1';
770
771
                                          alu_op <= "101";
772
                                          en <= 'X';
773
                                          wen <= 'X';
774
                                          A_mux <= '0';
775
                                          B_mux <= 'X';
776
                                          REG_Mux <= 'X';</pre>
777
                                          DATA_Mux <= "10";
778
                                          IM_Mux1 <= '0';</pre>
779
                                          IM_mux2 <= "XX";</pre>
780
781
                                        when others =>
782
                                           clr_IR <= '0';
783
                                        end case;
784
                                     when others =>
785
                                        clr_IR <= '0';
786
                                 end case;
787
                              end case;
788
                       end process;
789
             with present_state select
790
                T \le "000" \text{ when } s0,
                      "001" when state_0,
791
                      "010" when state_1,
792
793
                      "011" when state_2,
794
                      "111" when others;
795
      end description;
796
797
```