

Programs: Computer Engineering

Course Number	COE608
Course Title	Computer Organization and Architecture
Semester/Year	Winter 2020
Instructor	Nagi Mekhiel

Lab Report No.	4b
-----------------------	-----------

Lab Title	Data-Path Design
-----------	-------------------------


Section No.	04
Group No.	
Submission Date	03/10/2020
Due Date	03/10/2020

Name	Student ID	Signature*
Duanwei Zhang	500824903	

*By signing above you attest that you have contributed to this submission and confirm that all work you have contributed to this submission is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a “0” on the work, an “F” in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at:

www.ryerson.ca/senate/current/pol60.pdf.

1. Register32.vhd



The screenshot shows the Quartus II 64-Bit software interface. The main window displays the VHDL code for `register32.vhd`. The code defines an entity `register32` with a port containing inputs `d`, `ld`, `clr`, and `clk`, and an output `Q`. It includes an architecture `Behavior` with a process that updates `Q` based on `clr` and `ld` controls. The Project Navigator on the left lists other files in the project, and the Messages window at the bottom shows compilation logs.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity register32 is
port(
    d      : in std_logic_vector(31 downto 0);
    ld     : in std_logic;
    clr   : in std_logic;
    clk   : in std_logic;
    Q      : out std_logic_vector(31 downto 0)
);
end register32;

architecture Behavior of register32 is
begin
    process (ld, clr, clk)
    begin
        if clr = '1' then
            Q <= (others => '0');
        elsif ((clk'event and clk = '1') and (ld = '1')) then
            Q <= d;
        end if;
    end process;
end Behavior;
```

2. Pc.vhd

The screenshot shows the Quartus II 64-Bit interface. The Project Navigator on the left lists files including register32.vhd, pc.vhd, mux2to1.vhd, add.vhd, adder4.vhd, adder16.vhd, adder32.vhd, alu.vhd, fulladd.vhd, data_mem.vhd, LZE.vhd, UZE.vhd, RED.vhd, mux4to1.vhd, Data_Path.vhd, LDAI.vwf, LDBI.vwf, STA.vwf, STB.vwf, and LDA.vwf. The Tasks panel at the bottom shows progress for various design steps: Analysis & Synthesis (57%), Fitter (Place & Route) (89%), Assembler (89%), TimeQuest Timing (0%), EDA Netlist Write (0%), and Program Device (0%). The main window displays the VHDL code for pc.vhd:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity pc is
port(
    clr : in std_logic;
    clk : in std_logic;
    --ld : in std_logic;
    inc : in std_logic;
    d : in std_logic_vector(31 downto 0);
    q : out std_logic_vector(31 downto 0)
);
end pc;


architecture Behaviour of pc is
component add
port (
    A : in std_logic_vector(31 downto 0);
    B : out std_logic_vector(31 downto 0)
);
end component;

component mux2to1
port (
    s : in std_logic;
    w0, w1: in std_logic_vector(31 downto 0);
    f : out std_logic_vector(31 downto 0)
);
end component;

component register32
port (
    d : in std_logic_vector(31 downto 0);
    ld : in std_logic;
    clr : in std_logic;
    clk : in std_logic;
    Q : out std_logic_vector(31 downto 0)
);
end component;

begin
add0: add port map(q_out, add_out);
mux0: mux2to1 port map(inc, d, add_out, mux_out);
reg0: register32 port map (mux_out, ld, clr, clk, q_out);
q <= q_out;
end Behaviour;
```

3. Mux2to1.vhd



The screenshot shows the Quartus II 64-Bit interface. The Project Navigator on the left lists files: register32.vhd, pc.vhd, mux2to1.vhd, add.vhd, adder4.vhd, and adder16.vhd. The mux2to1.vhd file is selected. The main editor window displays the following VHDL code:


```
library ieee;
use ieee.std_logic_1164.all;

entity mux2to1 is
port (s : in std_logic;
      w0,w1 : in std_logic_vector(31 downto 0);
      f : out std_logic_vector(31 downto 0));
end mux2to1;

architecture Behavior of mux2to1 is
begin
  with s select
    f <= w0 when '0',
    w1 when others;
end Behavior;
```

The status bar at the bottom indicates the code is 4% compiled.

4. Add.vhd



The screenshot shows the Quartus II 64-Bit interface. The Project Navigator on the left lists files: register32.vhd, pc.vhd, mux2to1.vhd, and add.vhd. The add.vhd file is selected. The main editor window displays the following VHDL code:


```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity add is
port (A : in std_logic_vector(31 downto 0);
      B : out std_logic_vector(31 downto 0));
end add;

architecture Behavior of add is
begin
  B <= A + 4;
end Behavior;
```

The status bar at the bottom indicates the code is 100% compiled.

5. Adder4.vhd



The screenshot shows the Quartus II 64-Bit interface with the project "lab4b" open. The left pane displays the "Project Navigator" with files like register32.vhd, pc.vhd, mux2to1.vhd, add.vhd, adder4.vhd, adder16.vhd, adder32.vhd, alu.vhd, and fulladd.vhd. The right pane shows the VHDL code for "adder4.vhd". The code defines an entity "adder4" with a port containing Cin, X, Y, S, and Cout. It uses a component "fulladd" with port map clauses for four stages. The architecture "Behavior" uses an "adder4" component with port map clauses for four stages, mapping Cin, X(0..3), Y(0..3), S(0..3), and Cout. The code is color-coded for syntax highlighting.


```
library ieee;
use ieee.std_logic_1164.all;

entity adder4 is
port(
    Cin : in std_logic;
    X,Y : in std_logic_vector(3 downto 0);
    S : out std_logic_vector(3 downto 0);
    Cout : out std_logic
);
end adder4;

architecture Behavior of adder4 is
component fulladd
port(
    Cin, x, y : in std_logic;
    s, Cout : out std_logic
);
end component;

signal C : std_logic_vector (1 to 3);
begin
    stage0: fulladd port map (Cin, X(0), Y(0), S(0), C(1));
    stage1: fulladd port map (C(1), X(1), Y(1), S(1), C(2));
    stage2: fulladd port map (C(2), X(2), Y(2), S(2), C(3));
    stage3: fulladd port map (C(3), X(3), Y(3), S(3), Cout);
end Behavior;
```

6. Adder16.vhd



The screenshot shows the Quartus II 64-Bit interface with the project "lab4b" open. The left pane displays the "Project Navigator" with files like register32.vhd, pc.vhd, mux2to1.vhd, add.vhd, adder4.vhd, adder16.vhd, adder32.vhd, alu.vhd, fulladd.vhd, and data mem.vhd. The right pane shows the VHDL code for "adder16.vhd". The code defines an entity "adder16" with a port containing Cin, X, Y, S, and Cout. It uses a component "adder4" with port map clauses for four stages. The architecture "Behavior" uses an "adder4" component with port map clauses for four stages, mapping Cin, X(3..0), Y(3..0), S(3..0), and Cout. The code is color-coded for syntax highlighting.


```
library ieee;
use ieee.std_logic_1164.all;

entity adder16 is
port(
    Cin : in std_logic;
    X,Y : in std_logic_vector(15 downto 0);
    S : out std_logic_vector(15 downto 0);
    Cout : out std_logic
);
end adder16;

architecture Behavior of adder16 is
component adder4
port(
    Cin : in std_logic;
    X,Y : in std_logic_vector(3 downto 0);
    S : out std_logic_vector(3 downto 0);
    Cout : out std_logic
);
end component;

signal C : std_logic_vector (1 to 3);
begin
    stage0: adder4 port map (Cin, X(3 downto 0), Y(3 downto 0), S(3 downto 0), C(1));
    stage1: adder4 port map (C(1), X(7 downto 4), Y(7 downto 4), S(7 downto 4), C(2));
    stage2: adder4 port map (C(2), X(11 downto 8), Y(11 downto 8), S(11 downto 8), C(3));
    stage3: adder4 port map (C(3), X(15 downto 12), Y(15 downto 12), S(15 downto 12), Cout);
end Behavior;
```

7. Adder32.vhd




The screenshot shows the Quartus II 64-Bit interface with the project "lab4b" open. The Project Navigator on the left lists several files including register32.vhd, pc.vhd, mux2to1.vhd, add.vhd, adder4.vhd, adder16.vhd, adder32.vhd, alu.vhd, and fulladd.vhd. The "Files" tab is selected. The main window displays the VHDL code for "adder32.vhd". The code defines an entity "register32" with a port section containing inputs d, ld, clk and output Q. It includes a process block for updating Q based on ld and clk. The architecture "Behavior" uses a process to handle clr and clk events. The right panel shows the "Library" tree under "Project Dir". The status bar at the bottom indicates 100% completion and 00:00:50 time.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity register32 is
port(
    d : in std_logic_vector(31 downto 0);
    ld : in std_logic;
    clk : in std_logic;
    Q : out std_logic_vector(31 downto 0)
);
end register32;

architecture Behavior of register32 is
begin
    process (ld, clk)
    begin
        if clr = '1' then
            Q <= (others => '0');
        elsif ((clk'event and clk = '1') and (ld = '1')) then
            Q <= d;
        end if;
    end process;
end Behavior;
```

8. Alu.vhd



The screenshot shows the Quartus II 64-Bit interface with the project "lab4b" open. The Project Navigator on the left lists files including register32.vhd, pc.vhd, mux2to1.vhd, add.vhd, adder4.vhd, adder16.vhd, adder32.vhd, alu.vhd, fulladd.vhd, data_mem.vhd, and LZE.vhd. The "Files" tab is selected. The main window displays the VHDL code for "alu.vhd". The code defines an entity "alu" with a port section containing inputs a, b, op and outputs result, zero, cout. It includes a component declaration for "adder32". The architecture "Behavior" uses a process to handle Cin, X, Y, S, and Cout. Signal declarations include result_s, result_add, result_sub, cout_s, cout_add, cout_sub, and zero_s. The right panel shows the "Library" tree under "Project Dir". The status bar at the bottom indicates 34% completion and 00:00:25 time.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity alu is
port(
    a : in std_logic_vector(31 downto 0);
    b : in std_logic_vector(31 downto 0);
    op : in std_logic_vector(2 downto 0);
    result : out std_logic_vector(31 downto 0);
    zero : out std_logic;
    cout : out std_logic
);
end alu;

architecture Behavior of alu is
component adder32
port(
    Cin : in std_logic;
    X, Y : in std_logic_vector(31 downto 0);
    S : out std_logic_vector(31 downto 0);
    Cout : out std_logic
);
end component;

signal result_s: std_logic_vector(31 downto 0):= (others =>'0');
signal result_add: std_logic_vector(31 downto 0):= (others =>'0');
signal result_sub: std_logic_vector(31 downto 0):= (others =>'0');
signal cout_s : std_logic := '0';
signal cout_add : std_logic := '0';
signal cout_sub : std_logic := '0';
signal zero_s : std_logic;
```

Quartus II 64-Bit - /home/student1/d32zhang/COE608/lab4b/lab4b - lab4b

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

Files

- register32.vhd
- pc.vhd
- mux2to1.vhd
- add.vhd
- adder4.vhd
- adder16.vhd
- adder32.vhd
- alu.vhd
- fulladd.vhd
- data_mem.vhd
- LZE.vhd
- UZE.vhd
- RED.vhd
- mux4to1.vhd
- Data_Path.vhd
- LDAI.wvf
- LDBI.wvf

Hierarchy Files

Tasks

Flow: Full Desi ▾ Customize...

Start Project

Create Design

Assign Constraints

Compile Design

Analysis & Syn

Fitter (Place & Route)

Assembler (Generate)

TimeQuest Timing

EDA Netlist Writer

Program Device ()

Verify Design

Simulate Design

On-chip Debug

PowerPlay Power

SSN Analyzer


Engineering Change

35 begin
36 add0 : adder32 port map (op(2), a, b, result_add, cout_add);
37 sub0 : adder32 port map (op(2), a, not b, result_sub, cout_sub);
38
39 process (a, b, op)
40 begin
41 case (op) is
42 when "000" =>
43 result_s <= a and b;
44 cout_s <= '0';
45 when "001" =>
46 result_s <= a or b;
47 cout_s <= '0';
48 when "010" =>
49 result_s <= result_add;
50 cout_s <= cout_add;
51 when "011" =>
52 result_s <= b;
53 cout_s <= '0';
54 when "110" =>
55 result_s <= result_sub;
56 cout_s <= cout_sub;
57 when "100" =>
58 result_s <= a(30 downto 0) & '0';
59 cout_s <= a(31);
60 when "101" =>
61 result_s <= '0' & a(31 downto 1);
62 cout_s <= '0';
63
64 when others =>
65 result_s <= a;
66 cout_s <= '0';
67 end case;
68
69 case (result_s) is
70 when (others >= '0') =>
71 zero_s <= '1';
72 when others =>
73 zero_s <= '0';
74 end case;
75 end process;
76
77 result <= result_s;
78 cout <= cout_s;
79 zero <= zero_s;
80
81 end Behavior;

100% 00:00:53

+ Add...

9. Fulladd.vhd




The screenshot shows the Quartus II 64-Bit interface. The Project Navigator on the left lists files: adder32.vhd, alu.vhd, fulladd.vhd (selected), data_mem.vhd, and LZE.vhd. The Source Editor on the right displays the VHDL code for the fulladd component:

```
library ieee;
use ieee.std_logic_1164.all;

entity fulladd is
port(
    Cin, x, y : in std_logic;
    s, Cout : Out std_logic
);
end fulladd;

architecture Behavior of fulladd is
begin
    s <= x xor y xor Cin;
    Cout <= (x and y) or (Cin and x) or (Cin and y);
end Behavior;
```

10. Data_mem.vhd




The screenshot shows the Quartus II 64-Bit interface. The Project Navigator on the left lists files: adder32.vhd, alu.vhd, fulladd.vhd, and data_mem.vhd (selected). The Source Editor on the right displays the VHDL code for the data_mem component:

```
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity data_mem is
port(
    clk : in std_logic;
    addr : in unsigned (7 downto 0);
    data_in : in std_logic_vector(31 downto 0);
    wen : in std_logic;
    en : in std_logic;
    data_out : out std_logic_vector(31 downto 0)
);
end data_mem;

architecture Behavior of data_mem is
type RAM is array (0 to 255) of std_logic_vector(31 downto 0);
signal DATAMEM : RAM;
begin
process(clk, en, wen)
begin
    if (clk'event and clk='0') then
        if(en = '0') then
            data_out <= (others => '0');
        else
            if (wen = '0') then
                data_out <= DATAMEM (to_integer(addr));
            end if;
            if (wen = '1') then
                DATAMEM(to_integer(addr)) <= data_in;
                data_out <= (others => '0');
            end if;
        end if;
    end process;
end Behavior;
```

11. LZE.vhd



The screenshot shows the Quartus II 64-Bit interface with the project "lab4b" open. The Project Navigator on the left lists several VHDL files: adder32.vhd, alu.vhd, fulladd.vhd, data_mem.vhd, and LZE.vhd. The LZE.vhd file is currently selected. The main editor window displays the VHDL code for the LZE entity:


```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity LZE is
port(
    LZE_in : in std_logic_vector(31 downto 0);
    LZE_out : out std_logic_vector(31 downto 0)
);
end entity;

architecture Behavior of LZE is
signal zeros: std_logic_vector(15 downto 0) := (others => '0');
begin
    LZE_out <= zeros&LZE_in(15 downto 0);
end Behavior;
```

The status bar at the bottom indicates 19% completion and 00:00:30 time.

12. UZE.vhd



The screenshot shows the Quartus II 64-Bit interface with the project "lab4b" open. The Project Navigator on the left lists several VHDL files: data_mem.vhd, LZE.vhd, and UZE.vhd. The UZE.vhd file is currently selected. The main editor window displays the VHDL code for the UZE entity:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity UZE is
port(
    UZE_in : in std_logic_vector(31 downto 0);
    UZE_out : out std_logic_vector(31 downto 0)
);
end entity;

architecture Behavior of UZE is
signal zeros: std_logic_vector(15 downto 0) := (others => '0');
begin
    UZE_out <= UZE_in(15 downto 0) & zeros;
end Behavior;
```

The status bar at the bottom indicates 26% completion and 00:00:46 time.

13. RED.vhd

The screenshot shows the Quartus II 64-Bit interface with the project 'lab4b' open. The 'Project Navigator' panel on the left lists several VHDL files: data_mem.vhd, LZE.vhd, UZE.vhd, RED.vhd, and mux4to1.vhd. The 'mux4to1.vhd' file is currently selected. The main editor window displays the following VHDL code for the RED entity:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity RED is
port (RED_in : in std_logic_vector(31 downto 0);
      RED_out : out unsigned(7 downto 0)
    );
end entity;

architecture Behavior of RED is
begin
  RED_out <= unsigned(RED_in(7 downto 0));
end Behavior;
```

The status bar at the bottom right indicates the progress of a compilation task: 28% completed at 00:05:59.

14. Mux4to1.vhd

The screenshot shows the Quartus II 64-Bit interface with the project 'lab4b' open. The 'Project Navigator' panel on the left lists several VHDL files: data_mem.vhd, LZE.vhd, UZE.vhd, RED.vhd, mux4to1.vhd, Data_Path.vhd, and LDAl.vwf. The 'mux4to1.vhd' file is currently selected. The main editor window displays the following VHDL code for the mux4to1 entity:

```
library ieee;
use ieee.std_logic_1164.all;

entity mux4to1 is
port (s : in std_logic_vector(1 downto 0);
      X1,X2,X3,X4 : in std_logic_vector(31 downto 0);
      f : out std_logic_vector(31 downto 0)
    );
end mux4to1;

architecture Behavior of mux4to1 is
begin
  with s select
    f <= x1 when "00",
    x2 when "01",
    x3 when "10",
    x4 when "11";
end Behavior;
```

The status bar at the bottom right indicates the progress of a compilation task: 34% completed at 00:01:23.

15. Data_Path.vhd

The screenshot shows the Quartus II 64-Bit interface. The Project Navigator on the left lists several files: fulladd.vhd, data_mem.vhd, LZE.vhd, UZE.vhd, RED.vhd, mux4to1.vhd, and Data_Path.vhd. The Data_Path.vhd file is currently selected. The Source Editor on the right displays the VHDL code for the Data_Path entity. The code includes library declarations for IEEE std_logic_1164.all, std_logic_arith.all, and std_logic_unsigned.all. It defines an entity data_path with various input and output ports, including Clk, mClk, WEN, EN, Clr_A, Ld_A, Clr_B, Ld_B, Clr_C, Ld_C, Clr_Z, Ld_Z, ClrPC, Ld_PC, ClrIR, Ld_IR, Out_A, Out_B, Out_C, Out_Z, Out_PC, Out_IR, Inc_PC, ADDR_OUT, DATA_IN, DATA_BUS, MEM_OUT, MEM_IN, MEM_ADDR, DATA_MUX, REG_MUX, A_MUX, B_MUX, IM_MUX1, IM_MUX2, and ALU_Op. The code concludes with an end entity declaration. On the left, the Tasks panel shows compilation progress: 35% for Compile Design, 75% for Fitter (Place & Route), 0% for Assembler, 0% for TimeQuest Timing, and 0% for EDA Netlist Writing. The bottom status bar indicates 35% completion and 00:01:58 time.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity data_path is
    port(
        Clk, mClk : in std_logic;
        WEN, EN : in std_logic;
        Clr_A, Ld_A : in std_logic;
        Clr_B, Ld_B : in std_logic;
        Clr_C, Ld_C : in std_logic;
        Clr_Z, Ld_Z : in std_logic;
        ClrPC, Ld_PC : in std_logic;
        ClrIR, Ld_IR : in std_logic;
        Out_A : out std_logic_vector(31 downto 0);
        Out_B : out std_logic_vector(31 downto 0);
        Out_C : out std_logic;
        Out_Z : out std_logic;
        Out_PC : out std_logic_vector(31 downto 0);
        Out_IR : out std_logic_vector(31 downto 0);
        Inc_PC : in std_logic;
        ADDR_OUT : out std_logic_vector(31 downto 0);
        DATA_IN : in std_logic_vector(31 downto 0);
        DATA_BUS,
        MEM_OUT,
        MEM_IN : out std_logic_vector(31 downto 0);
        MEM_ADDR : out std_logic_vector(7 downto 0);
        DATA_MUX : in std_logic_vector(1 downto 0);
        REG_MUX : in std_logic;
        A_MUX,
        B_MUX : in std_logic;
        IM_MUX1 : in std_logic;
        IM_MUX2 : in std_logic_vector(1 downto 0);
        ALU_Op : in std_logic_vector(2 downto 0)
    );
end entity;
```

Quartus II 64-Bit - /home/student1/d32zhang/COE608/lab4b/lab4b - lab4b

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

fulladd.vhd
data_mem.vhd
LZE.vhd
UZE.vhd
RED.vhd
mux4to1.vhd
Data_Path.vhd
LDAI.vwf
LDBI.vwf
STA.vwf
STB.vwf
LDA.vwf
LDB.vwf
LUI.vwf
JMP.vwf
ADD.vwf

Hierarchy Files

Tasks

Flow: Full Des | Customize...

35% □ ▶ Compile Design
75% ✓ □ ▶ Analysis & Syn
0% □ ▶ Filter (Place &
0% □ ▶ Assembler (Ge
0% □ ▶ TimeQuest Tim
0% □ ▶ EDA Netlist Wr
Program Device (O
Verify Design
Simulate Design
On-chip Debug
PowerPlay Pow
SSN Analyzer
Engineering Ch
Chip Planner

```
44 L
45 architecture Behavior of Data_path is
46   component data_mem is
47     port(
48       clk      : in std_logic;
49       addr    : in unsigned(7 downto 0);
50       data_in : in std_logic_vector(31 downto 0);
51       wen     : in std_logic;
52       en      : in std_logic;
53       data_out: out std_logic_vector(31 downto 0)
54     );
55   end component;
56
57   component register32 is
58     port(
59       d      : in std_logic_vector(31 downto 0);
60       ld     : in std_logic;
61       clr   : in std_logic;
62       clk   : in std_logic;
63       q      : out std_logic_vector(31 downto 0)
64     );
65   end component;
66
67   component pc is
68     port(
69       clr   : in std_logic;
70       clk   : in std_logic;
71       inc   : in std_logic;
72       d     : in std_logic_vector(31 downto 0);
73       q     : out std_logic_vector(31 downto 0)
74     );
75   end component;
76
77   component LZE is
78     port(  LZE_in   : in std_logic_vector(31 downto 0);
79            LZE_out  : out std_logic_vector(31 downto 0)
80          );
81   end component;
82
83   component UZE is
84     port(  UZE_in   : in std_logic_vector(31 downto 0);
85            UZE_out  : out std_logic_vector(31 downto 0)
86          );
87   end component;
```

Add...

35% 00:02:21

Quartus II 64-Bit - /home/student/t1/d32zhang/COE608/lab4b/lab4b - lab4b

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

Search altera.com

IP Catalog

Installed IP

Project Details

No Selection

Library

- Basic Functions
- DSP
- Interconnect
- Memory
- Processor

Search for

adder32.vhd
alu.vhd
fulladd.vhd
data_mem.vhd
LZE.vhd
UZE.vhd
RED.vhd
mux4to1.vhd
Data_Path.vhd
LDAI.vwf
LDBI.vwf
STA.vwf
STB.vwf
LDA.vwf
LDB.vwf
LUI.vwf
JMP.vwf
ADD.vwf
ADDI.vwf

Hierarchy Files

Tasks

Flow: Full Design Customize...

Compile Design

- 6% ▶ Analysis & Synthesis
- 80% ▶ Fitter (Place & Route)
- 0% ▶ Assembler (Generate)
- 0% ▶ TimeQuest Timing Analyzer
- 0% ▶ EDA Netlist Writer

Program Device (Fitter)


- Verify Design
- Simulate Design
- On-chip Debug
- PowerPlay Power Estimator
- SSN Analyzer
- Engineering Change Management
- Change Manager
- Export Database
- Archive Project


```

88
89 component RED is
90   port( RED_in : in std_logic_vector(31 downto 0);
91         RED_out : out unsigned(7 downto 0)
92       );
93   end component;
94
95 component mux2to1 is
96   port( s : in std_logic;
97         w0,w1 : in std_logic_vector(31 downto 0);
98         f : out std_logic_vector(31 downto 0)
99       );
100  end component;
101
102 component mux4to1 is
103   port( s : in std_logic_vector(1 downto 0);
104         X1,X2,X3,X4 : in std_logic_vector(31 downto 0);
105         f : out std_logic_vector(31 downto 0)
106       );
107  end component;
108
109 component alu is
110   port(
111     a : in std_logic_vector(31 downto 0);
112     b : in std_logic_vector(31 downto 0);
113     op : in std_logic_vector(2 downto 0);
114     result: out std_logic_vector(31 downto 0);
115     zero : out std_logic;
116     cout : out std_logic
117   );
118  end component;
119
120 signal IR_OUT : std_logic_vector(31 downto 0);
121 signal data_bus_s : std_logic_vector(31 downto 0);
122 signal LZE_out_PC : std_logic_vector(31 downto 0);
123 signal LZE_out_A_Mux : std_logic_vector(31 downto 0);
124 signal LZE_out_B_Mux : std_logic_vector(31 downto 0);
125 signal RED_out_Data_Mem : unsigned (7 downto 0);
126 signal A_Mux_out : std_logic_vector(31 downto 0);
127 signal B_Mux_out : std_logic_vector(31 downto 0);
128 signal reg_A_out : std_logic_vector(31 downto 0);
129 signal reg_B_out : std_logic_vector(31 downto 0);
130 signal reg_Mux_out : std_logic_vector(31 downto 0);
131 signal data_mem_out : std_logic_vector(31 downto 0);
132 signal UZE_IM_MUX1_out : std_logic_vector(31 downto 0);
133 signal IM_MUX1_out : std_logic_vector(31 downto 0);
134 signal LZE_IM_MUX2_out : std_logic_vector(31 downto 0);
135 signal IM_MUX2_out : std_logic_vector(31 downto 0);
136 signal ALU_out : std_logic_vector(31 downto 0);
137 signal zero_flag : std_logic;
138 signal carry_flag : std_logic;
139 signal temp : std_logic_vector(30 downto 0) := (others => '0');
140

```

36% 00:03:03





Quartus II 64-Bit - /home/student1/d32zhang/COE608/lab4b/lab4b - lab4b

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

adder32.vhd
alu.vhd
fulladd.vhd
data_mem.vhd
LZE.vhd
UZE.vhd
RED.vhd
mux4to1.vhd
Data_Path.vhd
LDAI.vwf
LDI.vwf
STA.vwf
STB.vwf
LDA.vwf
LDB.vwf

Hierarchy Files

Tasks

Flow: Full Desi Customize...

85% ▶ Compile Design
✓ ▶ Analysis & Syn
✓ ▶ Fitter (Place &
✓ ▶ Assembler (Ge
✓ ▶ TimeQuest Tim
25% ▶ EDA Netlist Wr
Program Device (O
Verify Design
Simulate Design
On-chip Debug
PowerPlay Pow
SSN Analyzer
Engineering Ch

```
221      data_mem_out
222      );
223
224      IM_MUX1a: mux2to1 port map(
225          IM_MUX1,
226          reg_A_out, UZE_IM_MUX1_out,
227          IM_MUX1_out
228      );
229
230      LZE_IM_MUX2: LZE port map(
231          IR_out,
232          LZE_IM_MUX2_out
233      );
234
235      IM_MUX2a: mux4to1 port map(
236          IM_MUX2,
237          reg_B_out, LZE_IM_MUX2_out, (temp & '1'), (others => '0'),
238          IM_MUX2_out
239      );
240
241      ALU0: ALU port map(
242          IM_MUX1_out,
243          IM_MUX2_out,
244          ALU_OP,
245          ALU_out,
246          zero_flag,
247          carry_flag
248      );
249
250      DATA_MUX0: mux4to1 port map(
251          DATA_MUX,
252          DATA_IN, data_mem_out, ALU_out, (others => '0'), data_bus_s
253      );
254
255      DATA_BUS <= data_bus_s;
256
257
258
259
260
261
262
```

85% 00:04:09

How does this data-path implement the INCA, ADDI, LDBI and LDA operations?

For INCA operation, we first load LD_A,LD_C,LD_Z, assign A MUX to 0, Data MUX to 10, IM_MUX1 TO 0, IM_MUX2 to 10, and then go to the operation code “010” in alu, alu calculates the assigned value to produce the result.

For ADDI operation, we first load LD_A,LD_C,LD_Z, assign A MUX to 0, Data MUX to 10, IM_MUX1 TO 0, IM_MUX2 to 01, and then go to the operation code “010” in alu, alu calculates the assigned value to produce the result.

For LDBI operation, we first load LD_B, assign B MUX to 1.

For ADDI operation, we first load LD_A, assign EN to 1, assign WEN to 0, assign A MUX to 0, and Data MUX to 01.


The data-path has a maximum reliable operating speed (Clk). What determines this speed? (i.e. how would you estimate the data-path circuit clock)?

Delays determine the maximum reliable operating speed, every time a different input was passed in, the corresponding result was generated with some delays, delays may be different than others.


What is a reliable limit for your data-path clock?

The reliable limit for my data-path clock was 8.806.


16. LDAI.vwf




17. LDBI.vwf





18. STA.vwf





19. STB.vwf




20. LDA.vwf




21. LDB





22. LUI





23. JMP





24. ADD





25. ADDI





26. SUB





27. INCA




28. ROL




29. CLRA





30. ANDI





31. ORI



32. DECA



33. ROR



Student Name: Duanwei Zhang Student#: 500824903 Section: 04

INST	CLR_IR LD_IR	LD_PC INC_PC	CLR_A LD_A	CLR_B LD_B	CLR_C LD_C	CLR_Z LD_Z	ALU OP	EN WEN	A/B MUX	REG MUX	Data MUX	IM_MUX1 IM_MUX2
LDA	0/0	0/0	0/1	0/0	0/0	0/0	XXX	1/0	0/X	X	01	X
LDB	0/0	0/0	0/0	0/1	0/0	0/0	XXX	1/0	X/0	X	01	X
STA	0/0	0/0	0/0	0/0	0/0	0/0	XXX	1/1	X	0	X	X
STB	0/0	0/0	0/0	0/0	0/0	0/0	XXX	1/1	X	1	X	X
JMP	0/0	1/0	0/0	0/0	0/0	0/0	XXX	X	X	X	X	X
LDAI	0/0	0/0	0/1	0/0	0/0	0/0	XXX	X	1/X	X	X	X
LDBI	0/0	0/0	0/0	0/1	0/0	0/0	XXX	X	X/1	X	X	X
LUI	0/0	0/0	0/1	1/0	0/0	0/0	001	X	0/X	X	10	1/X
ANDI	0/0	0/0	0/1	0/0	0/1	0/1	000	X	0/X	X	10	0/01
DECA	0/0	0/0	0/1	0/0	0/1	0/1	110	X	0/X	X	10	0/10
ADD	0/0	0/0	0/1	0/0	0/1	0/1	010	X	0/X	X	10	0/00
SUB	0/0	0/0	0/1	0/0	0/1	0/1	110	X	0/X	Y	10	0/00
INCA	0/0	0/0	0/1	0/0	0/1	0/1	010	Y	0/X	X	10	0/10
AND	0/0	0/0	0/1	0/0	0/1	0/1	000	X	0/X	X	10	0/00
ADDI	0/0	0/0	0/1	0/0	0/1	0/1	010	Y	0/X	X	10	0/01
ORI	0/0	0/0	0/1	0/0	0/1	0/1	001	X	0/X	X	10	0/01
ROL	0/0	0/0	0/1	0/0	0/1	0/1	100	Y	0/X	X	10	0/X
ROR	0/0	0/0	0/1	0/0	0/1	0/1	101	Y	0/X	X	10	0/X
CLRA	0/0	0/0	1/0	0/0	0/0	0/0	XXX	X	X	Y	X	X
CLRB	0/0	0/0	0/0	1/0	0/0	0/0	XXX	X	Y	X	X	X
CLRC	0/0	0/0	0/0	0/0	1/0	0/0	XXX	Y	Y	X	X	X
CLRZ	0/0	0/0	0/0	0/0	0/0	1/0	XXX	X	X	X	X	X
PC <= PC+4	0/0	1/1	0/0	0/0	0/0	0/0	XXX	X	Y	X	X	X
IR <= M[INST]	0/1	0/0	0/0	0/0	0/0	0/0	XXX	X	Y	X	00	X
PC <= IR[15..0]	0/0	1/0	0/0	0/0	0/0	0/0	XXX	X	X	X	Y	X

Table 1: Data-Path Control Signals