```
library ieee;
 1
2
   use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4
    use ieee.std_logic_unsigned.all;
5
6 entity two_bit_asu is
7
       port (
8
      a, b: in std_logic_vector(1 downto 0);
9
      add_sub: in std_logic;
10
      result: out std_logic_vector(1 downto 0));
11
   end two_bit_asu;
12
13
   architecture behavior of two_bit_asu is
14
       begin
15
          process(a,b,add_sub)
16
             begin
17
                if add_sub = '0' then --adding
18
                   result <= a or b;
19
                elsif add_sub = '1' then --subtracting
20
                   result <= (a or (not b)) + 1;
21
                end if;
22
          end process;
23 end behavior;
```