```
1
     library ieee;
 2
     use ieee.std_logic_1164.all;
 3
   entity Control_NEW is
 4
      port(
                            : in std_logic;
 5
              clk, mclk
             7
8
            A_Mux, B_Mux : out std_logic;
IM_MUX1, REG_Mux : out std_logic;
IM_MUX2, DATA_Mux : out std_logic_vector(1 downto 0);
9
10
11
                                : out std_logic_vector(2 downto 0);
12
             ALU_op
                                : out std_logic;
13
            inc_PC, ld_PC
14
             clr IR
                                  : out std_logic;
                                  : out std_logic;
15
             ld IR
16
            clr_A, clr_B, clr_C, clr_Z : out std_logic;
17
            ld_A, ld_B, ld_C, ld_Z : out std_logic;
                                  : out std_logic_vector(2 downto 0);
18
                                   : out std_logic
19
             wen, en
20
          );
21
   end Control_NEW;
22
23
   architecture Behaviour of Control_NEW is
24
       type state_type is (s0, t0, t1, t2);
25
        signal y : state_type;
26
        signal Inst_sig: std_logic_vector(3 downto 0);
27
        signal Inst_sig2: std_logic_vector(3 downto 0);
28
29
    begin
30
        Inst_sig <= INST(31 DOWNTO 28);</pre>
31
        Inst_sig2 <= INST(27 DOWNTO 24);</pre>
32
        --STATE MACHINE--
33
        process (clk, mclk, INST, statusC, statusZ, enable)
34
       begin
35
          if (enable = '0') then
36
              y \ll s0;
37
           elsif (clk' event and clk = '1') then
38
             case (y) is
39
                when s0 \Rightarrow y \iff t0;
40
                when t0 \Rightarrow y \iff t1;
41
                when t1 \Rightarrow y \ll t2;
42
                when t2 \Rightarrow y \ll t0;
43
             end case;
44
          end if;
45
      end process;
46
47
        process (y)
48
        begin
49
          case (y) is
             when s0 \Rightarrow --IR \leftarrow M[INST]
50
                   clr_IR
                              <= '0';
51
                               <= '1';
52
                    ld IR
53
                              <= '0';
                   ld PC
54
                   inc PC
                              <= '0';
55
                   clr_A
                               <= '0';
56
                   ld_A
                               <= '0';
57
                              <= '0';
                   clr_B
58
                   ld B
                              <= '0';
59
                   clr_C
                               <= '0';
60
                              <= '0';
                   ld_C
61
                    clr Z
                              <= '0';
                               <= '<mark>0';</mark>
62
                    ld_Z
```

Control_NEW.vhd

Date: July 30, 2020

Date: 601y 60, 2020			001	101_11E 11.11
125		ld_A	<=	'0';
126		clr_B	<=	'0';
127		ld_B		'0';
128		clr_C		'0';
129		ld_C	<=	'0';
130		clr_Z	<=	'0';
131		ld_Z	<=	'0';
132		ALU_op	<=	"XXX";
133		en		'1';
134		wen		'1';
135		A_Mux		'X';
136		B_Mux		'X';
137		REG_Mux		'0';
138		DATA_Mux		"XX";
139		IM_MUX1		'X';
140		IM_MUX2	<=	"XX";
141	when	"0011" =>		STB
142		clr_IR		'0';
143		ld_IR		'0';
144		ld_PC		'1';
145 146		inc_PC		'1'; '0';
147		clr_A ld_A		'0';
147		clr_B		'0';
149		ld_B		'0';
150		clr_C		'0';
151		ld_C		'0';
152		clr_Z		'0';
153		ld_Z		'0';
154		ALU_op		"XXX";
155		en		'1';
156		wen		'1';
157		A_Mux		'X';
158		B_Mux	<=	'X';
159		REG_Mux	<=	'1';
160		DATA_Mux	<=	"XX";
161		IM_MUX1	<=	'X';
162		IM_MUX2	<=	"XX";
163	when	"1001" =>		LDA
164		clr_IR	<=	'0';
165		ld_IR	<=	'0';
166		ld_PC	<=	'1';
167		inc_PC		'1';
168		clr_A		'0';
169		ld_A		'1';
170		clr_B		'0';
171		ld_B		'0';
172		clr_C		'0';
173		ld_C		'0';
174		clr_Z		'0';
175		ld_Z		'0';
176		ALU_op		"XXX";
177		en		'1';
178		wen		'0';
179		A_Mux		'0';
180		B_Mux		'X';
181		REG_Mux		'X';
182		DATA_Mux		"01";
183		IM_MUX1		'X';
184	l ·	IM_MUX2	<=	"XX";
185	when	"1010" =>		LDB
186		clr_IR	<=	'0';

 $Control_NEW.vhd$

Control_NEW.vhd

Date: 641y 66, 2626			CONTROL INC.
249		wen	<= 'X';
250		A_Mux	<= 'X';
251		B_Mux	<= '1';
252		REG_Mux	<= 'X';
253		DATA_Mux	<= "XX";
254		IM_MUX1	<= 'X';
255		IM_MUX2	<= "XX";
256	when	"0010" =>	STA
257	wiieli		<= '0';
258		clr_IR	<= '0';
		ld_IR	- ,
259		ld_PC	<= '0';
260		inc_PC	<= '0';
261		clr_A	<= '0';
262		ld_A	<= '0';
263		clr_B	<= '0';
264		ld_B	<= '0';
265		clr_C	<= '0';
266		ld_C	<= '0';
267		clr_Z	<= '0';
268		ld_Z	<= '0';
269		ALU_op	<= "XXX";
270		en	<= ' <u>1</u> ';
271		wen	<= '1';
272		A_Mux	<= 'X';
273		B_Mux	<= 'X';
274		REG_Mux	<= ' <u>0</u> ';
275		DATA_Mux	<= "XX";
276		IM_MUX1	<= 'X';
277		IM MUX2	<= "XX";
278	when	"0011" =>	STB
279		clr_IR	<= 'O';
280		ld_IR	<= '0';
281		ld_PC	<= '0';
282		inc_PC	<= '0';
283		clr_A	<= '0';
284		ld_A	<= '0';
285		clr_B	<= '0';
286		ld_B	<= '0';
287		clr_C	<= '0';
			•
288		ld_C	<= '0';
289		clr_Z	<= '0';
290		ld_Z	<= '0';
291		ALU_op	<= "XXX";
292		en	<= '1';
293		wen	<= ' <mark>1</mark> ';
294		A_Mux	<= 'X';
295		B_Mux	<= 'X';
296		REG_Mux	<= '1';
297		DATA_Mux	<= "XX";
298		IM_MUX1	<= 'X';
299		IM_MUX2	<= "XX";
300	when	"1001" =>	LDA
301		clr_IR	<= '0';
302		ld_IR	<= '0';
303		ld_PC	<= '0';
304		inc_PC	<= '0';
305		clr_A	<= '0';
306		ld_A	<= '1';
307		clr_B	<= '0';
308		_ ld_B	<= '0';
309		clr_C	<= '0';
310		ld_C	<= '0';
		_ 	, , , , , , , , , , , , , , , , , , ,

 $Control_NEW.vhd$

Date: 601y 60, 2020			OUNTION_IVEVV.
311		clr_Z	<= ' <u>0</u> ';
312		ld_Z	<= '0';
313		ALU_op	<= "XXX";
314		en	<= '1';
315		wen	<= '0';
316		A_Mux	<= '0';
317		B_Mux	<= 'X';
318		REG_Mux	<= 'X';
319		DATA_Mux	<= "01";
320		IM_MUX1	<= 'X';
321		IM_MUX2	<= "XX";
322	when	"1010" =>	LDB
323		clr_IR	<= '0';
324		ld_IR	<= '0';
325		ld_PC	<= '0';
326		inc_PC	<= '0';
327		clr_A	<= '0';
328		ld_A	<= '0'; <= '0';
329		clr_B ld_B	•
330			<= '1';
331 332		clr_C ld_C	<= '0'; <= '0';
333		clr_Z	<= '0'; <= '0';
334		ld_Z	•
335		ALU_op	<= '0'; <= "XXX";
336		en	<= '1';
337		wen	<= '0';
338		A_Mux	<= 'X';
339		B_Mux	<= ' <u>0</u> ';
340		REG_Mux	<= 'X';
341		DATA_Mux	<= "01";
342		IM MUX1	<= 'X';
343		IM MUX2	<= "XX";
344	when	"0100" =>	LUI
345		clr_IR	<= ' <u>0</u> ';
346		ld_IR	<= ' <u>0</u> ';
347		ld_PC	<= ' <mark>0'</mark> ;
348		inc_PC	<= '0';
349		clr_A	<= '0';
350		ld_A	<= '1';
351		clr_B	<= '1';
352		ld_B	<= '0';
353		clr_C	<= '0';
354		ld_C	<= '0';
355		clr_Z	<= '0';
356		ld_Z	<= '0';
357		ALU_op	<= "001";
358		en	<= 'X';
359		wen	<= 'X';
360		A_Mux	<= '0';
361		B_Mux	<= 'X';
362		REG_Mux	<= 'X';
363		DATA_Mux	<= "10";
364 365		IM_MUX1	<= '1';
366	when	<pre>IM_MUX2 "0101" =></pre>	<= "XX"; JMP
367	MIIGII	clr_IR	JMP <= '0';
368		ld_IR	<= '0'; <= '0';
369		ld_IR ld_PC	<= '1';
370		inc_PC	<= '0';
371		clr_A	<= '0';
372		ld_A	<= 'O';
- · -		<u>-</u>	. ,

 $Control_NEW.vhd$

Control_NEW.vhd

435	clr_IR	<= '0';
		•
436	ld_IR	<= '0';
437	ld_PC	<= '0';
438	inc_PC	<= '0';
439	clr_A	<= '0';
440	ld_A	<= '1';
441	clr_B	<= '0';
442	ld_B	<= '0';
443	clr_C	<= 'O';
		•
444	ld_C	<= ' <mark>1</mark> ';
445	clr_Z	<= '0';
446	ld_Z	<= ' <u>1</u> ';
447	ALU_op	<= "110 " ;
448	en	<= 'X';
449	wen	<= 'X';
450	A Mux	<= ' <mark>0</mark> ';
	-	
451	B_Mux	<= 'X';
452	REG_Mux	<= 'X';
453	DATA_Mux	<= "10";
454	IM_MUX1	<= ' <mark>0</mark> ';
455	IM_MUX2	<= "00";
456	when "0011" =>	-INCA
457		<= '0';
	clr_IR	•
458	ld_IR	<= '0';
459	ld_PC	<= ' <mark>0</mark> ';
460	inc_PC	<= ' <mark>0';</mark>
461	clr_A	<= '0';
462	ld_A	<= ' <u>1</u> ';
463	clr_B	<= ' <mark>0</mark> ';
464	ld_B	<= 'O';
465	clr_C	<= '0';
466	ld_C	<= '1';
467	clr_Z	<= '0';
468	ld_Z	<= '1';
469	ALU_op	<= "010";
470	en	<= 'X';
471		<= 'X';
	wen	
472	A_Mux	<= '0';
473	B_Mux	<= 'X';
474	REG_Mux	<= 'X';
475		
	DATA_Mux	<= "10";
476	IM_MUX1	<= '0';
477	IM_MUX2	<= "10";
478	when "0100" =>	-ROI.
479	clr_IR	<= '0';
480	ld_IR	<= '0';
481	ld_PC	<= ' <mark>0</mark> ';
482	inc_PC	<= '0';
		•
483	clr_A	<= '0';
484	ld_A	<= ' <u>1</u> ';
485	clr_B	<= '0';
486	ld_B	<= '0';
487	clr_C	<= '0';
488	ld_C	<= ' <u>1</u> ';
489	clr_Z	<= ' <mark>0</mark> ';
490	ld_Z	<= '1';
491	ALU_op	<= "100";
492	en	<= 'X';
493		
	wen	<= 'X';
494	A_Mux	<= '0';
495	B_Mux	<= 'X';
496	REG_Mux	<= 'X';
100	NEG_riux	` ' '

 $Control_NEW.vhd$

497	DATA_Mux	<= "10";
498	IM MUX1	<= '0';
	-	
499	IM_MUX2	<= "XX";
500	when "0101" => -	
501	clr_IR	<= '0';
502	ld_IR	<= '0';
503	ld_PC	<= ' <mark>0';</mark>
504	inc_PC	<= ' <mark>0</mark> ';
505	clr_A	<= '1';
506	ld_A	<= '0';
507	clr_B	<= '0';
508	ld_B	<= '0';
509	clr_C	<= '0';
510	ld_C	<= '0';
511	clr_Z	<= '0';
		<= 'O';
512	ld_Z	
513	ALU_op	<= "XXX";
514	en	<= 'X';
515	wen	<= 'X';
516	A_Mux	<= 'X';
517	B_Mux	<= 'X';
518	REG_Mux	<= 'X';
519	DATA_Mux	<= "XX";
520	IM_MUX1	<= 'X';
521	IM_MUX2	<= "XX";
522	when "0110" => -	-CLRB
523	clr_IR	<= '0';
524	ld_IR	<= '0';
525	ld_PC	<= '0';
		•
526	inc_PC	<= '0';
527	clr_A	<= '0';
528	ld_A	<= '0';
529	clr_B	<= ' <u>1</u> ';
530	ld_B	<= '0';
531	clr_C	<= '0';
532	ld_C	<= '0';
533	clr_Z	<= '0';
534	ld_Z	<= 'O';
535	ALU_op	<= "XXX";
536	en	<= 'X';
537	wen	<= 'X';
538	A_Mux	<= 'X';
539	B_Mux	<= 'X';
540	REG_Mux	<= 'X';
541	DATA_Mux	<= "XX";
542	IM_MUX1	<= 'X';
543		
	IM_MUX2	<= "XX";
544	when "0111" => -	
545	clr_IR	<= '0';
546	ld_IR	<= '0';
547	ld_PC	<= ' <mark>0</mark> ';
548	inc_PC	<= '0';
549	clr_A	<= '0';
550	ld_A	<= '0';
551	clr_B	<= '0';
552	ld_B	<= '0';
553	clr_C	<= '1';
554	ld_C	<= '0';
555	clr_Z	<= ' <mark>0</mark> ';
556	1d_Z	<= ' <mark>0</mark> ';
557	ALU_op	<= "XXX";
558	en	<= 'X';
	£11	\- A ,

 $Control_NEW.vhd$

559	wen	<= 'X';
560	A Mux	<= 'X';
561	B_Mux	<= 'X';
562	REG_Mux	<= 'X';
563	DATA_Mux	<= "XX";
564	IM_MUX1	<= 'X';
565	IM_MUX2	<= "XX";
566	when "1000" =>	
567	clr_IR	<= '0';
568	ld_IR	<= ' <mark>0</mark> ';
569	ld_PC	<= '0';
570	inc_PC	<= '0';
571	clr_A	<= ' <mark>0</mark> ';
572	ld A	<= '0';
573	clr_B	<= '0';
574	ld_B	<= '0';
575	clr_C	<= '0';
576		<= '0';
	ld_C	
577	clr_Z	<= '1';
578	ld_Z	<= '0';
579	ALU_op	<= "XXX";
580	en	<= 'X';
581	wen	<= 'X';
582	A_Mux	<= 'X';
583	B_Mux	<= 'X';
584	REG_Mux	<= 'X';
585	DATA_Mux	<= "XX";
586	IM_MUX1	<= 'X';
587	IM_MUX2	<= "XX";
588	when "1001" =>	
589	clr_IR	<= '0';
590	ld_IR	<= '0';
591	ld_PC	<= '0';
592	inc_PC	<= '0';
593	clr_A	<= '0';
594	ld_A	<= '1';
595	clr_B	<= '0';
596	ld_B	<= '0';
		•
597	clr_C	<= '0';
598	ld_C	<= '1';
599	clr_Z	<= '0';
600	ld_Z	<= '1';
601	ALU_op	<= "000";
602	en	<= 'X';
603	wen	<= 'X';
604	A_Mux	<= '0';
605	B_Mux	<= 'X';
606	REG_Mux	<= 'X';
607	DATA_Mux	<= "10";
608	IM_MUX1	<= '0';
609	IM_MUX2	<= "01";
610		, 01,
611	when "1011" =>	AND
612	clr_IR	<= '0';
		•
613	ld_IR	<= '0';
614	ld_PC	<= '0';
615	inc_PC	<= '0';
616	clr_A	<= '0';
617	ld_A	<= '1';
618	clr_B	<= '0';
619	ld_B	<= '0';
620	clr_C	<= '0';
	_	

 $Control_NEW.vhd$

Date: daily 60, 2020	00.11	101_11211.1110
621	ld_C	<= ' <mark>1</mark> ';
622	clr_Z	<= '0';
623	ld_Z	<= '1';
624	ALU_op	<= "000";
625	=	<= 'X';
	en	
626	wen	<= 'X';
627	A_Mux	<= '0';
628	B_Mux	<= 'X';
629	REG_Mux	<= 'X';
630	DATA_Mux	<= "10";
631	IM_MUX1	<= '0';
632	IM_MUX2	<= "00";
633		
634	when "1101" => -	
635	clr_IR	<= '0';
636	ld_IR	<= '0';
637	ld_PC	<= '0';
638	inc_PC	<= '0';
639	clr_A	<= '0';
640	ld_A	<= '1';
641	clr_B	<= ' <mark>0';</mark>
642	ld_B	<= ' <u>0</u> ';
643	clr_C	<= '0';
644	ld_C	<= ' <mark>1</mark> ';
645	clr_Z	<= '0';
646	ld_Z	<= '1';
647	ALU_op	<= "001";
648	en	<= 'X';
649	wen	<= 'X';
650	A_Mux	<= '0';
651	B_Mux	<= 'X';
652		<= 'X';
	REG_Mux	
653	DATA_Mux	<= "10"; <= '0';
654	IM_MUX1	
655	IM_MUX2	<= "01";
656	when "1110" => -	
657	clr_IR	<= '0';
658	ld_IR	<= '0';
659	ld_PC	<= '0';
660	inc_PC	<= '0';
661	clr_A	<= '0';
662	ld_A	<= ' <u>1</u> ';
663	clr_B	<= '0';
664	ld_B	<= '0';
665	clr_C	<= '0';
666	ld_C	<= ' <u>1</u> ';
667	clr_Z	<= '0';
668	ld_Z	<= '1';
669	ALU_op	<= "110";
670	en	<= 'X';
671	wen	<= 'X';
672	A_Mux	<= ' <mark>0';</mark>
673	B_Mux	<= 'X';
674	REG_Mux	<= 'X';
675	DATA_Mux	<= "10";
676	IM_MUX1	<= 'O';
677	IM_MUX2	<= "10";
678	when "1111" => -	
679	clr_IR	<= '0';
680	ld_IR	<= '0';
681	ld_PC	<= '0';
682	inc_PC	<= '0';

 $Control_NEW.vhd$

"000" when others;

713

714

end Behaviour;