Name: Xinyu Hadrian Hu, and Duan Wei Zhang

Student Number: 500194233, and 500824903

Date: June 26, 2020

COE 608: Computer Architecture and Design

COE 608: Lab 2 Report

Objective

The purpose of this lab to generate the VHDL codes for the one-bit register, the thirty-two-bit registers, and the program counter, and test the registers and program counter with the ModelSIM waveforms in Quartus software.

Design and Implementation

The implementation of the 1-bit register and the 32-bit register follow similar procedures. The program counter has a different truth table.



Figure 1: 1-bit register Truth Table

The truth table for the 32-bit register is below, taken from a sample of readings from the actual waveforms generated:



Figure 2: 32-bit register Truth Table

Note that d and Q are unsigned decimal integers, to make the truth table easier to generate. In reality, the values would have to be converted to 32-bit binary, which is a lot of zeros and ones, which makes it very difficult to tabulate.

Finally, the truth table for the program counter is shown below:



Figure 3: Program Counter Truth Table

The value of the program counter will only increase by 4 when clk, clr and inc are all true.

Register1: Functional and Timing Waveforms

Below are the waveforms, both functional and timing:




Figure 4: Functional Waveform for register1




Figure 5: Timing Waveform for register1

As can be observed above for the register1 waveforms, there is no significant delays in the timing simulation compared to the functional simulation.

Register32: Functional and Timing Waveforms

The waveforms for the 32-bit register, both functional and timing are illustrated below:




Figure 6: Functional Waveform for register32




Figure 7: Timing Waveform for Register32

As can be observed above, there is more delays in the 32-bit register compared with the 1-bit register.

Next, the VHDL code, and respective functional and timing waveforms for the program counter:

PC: Functional and Timing Waveforms

The functional waveform for the PC is shown below:




Figure 8: PC Functional Waveform

Next, the timing simulation for the PC:




Figure 9: PC Timing Waveform Diagram

As can be observed, there is some delay, within a few nanoseconds in the timing simulation diagram for the Program Counter.

The primary causes of delays is due to architectural implementation of the VHDL code. Perhaps more efficient VHDL coding will produce less delay in the timing simulations. Nevertheless, the delays observed thus far in the PC, the registers are minute and should not hinder over-all system performance.

Appendices: VHDL Codes for the Registers and Program Counter

The files are attached as PDF to make this document easier to read.