



Implementation Technology

Transistor Switches





1-NMOS Transistor




2-PMOS Transistor



PMOS



NMOS Logic Gates



CMOS Logic Gates


- Replace Pull Up resistor by PMOS Transistor
- PMOS Circuit and NMOS Circuit are Complement of each other
- Use DeMorgan to drive NMOS Circuit from PMOS circuit
- One circuit ON, Other OFF

©N. Mekhiel

Example: CMOS NAND Gate

$$F = \neg(X1 \cdot X2) = \neg X1 + \neg X2$$

$$\text{NMOS} = \neg(\neg(X1 \cdot X2)) = X1 \cdot X2$$



©N. Mekhiel


Example: Implement using CMOS Circuit

$$F = !X1 + (!X2 + !X3) \cdot !X4$$

$$\text{NMOS} = !(X1 + (X2 + X3) \cdot X4)$$

$$= X1 \cdot !(X2 + X3) \cdot !X4$$

$$= X1 \cdot (X2 \cdot X3 + X4)$$



©N. Mekhiel

Standard Chips

Old technology: 7400 (TTL) chips that include standard gates

Example : 7408 has 4 AND gates

Takes space, not flexible and consumes more power

PLA: Programmable Logic Arrays


Two arrays: AND Plane, OR Plane

Could implement any function using Sum of Products

Example: Implement in PLA $F = X1.X2 + X1.!X3 + !X1.!X2.X3$

©N. Mekhiel

PLA: Programmable Logic Arrays



©N. Mekhiel


Programmable Array Logic " PAL"

ONLY the AND Plane is Programmable OR Plane is fixed

Simple, fast, reduces cost of implementation

CPLD: Complex Programmable Logic Devices

Multiple PALS



©N. Mekhiel

Programming

- Compile code for design using CAD Tools
This produces FUSE Map file
- Transfer this file to PROGRAMMER
- Configure Programmer for device and Insert Device
- Program Device and Verify it

JITAG Programming

When Chip is built in system,
use a JITAG PORT to transfer fuse map to device
then program device in chip ©N. Mekhiel

FPGA: Field Programmable Gate Arrays


Uses array of Logic Blocks (no AND OR Planes)

Each Logic block is a Look Up Table (LUT)

LUT : has storage cells and multiplexer

FPGA uses much more gates to reduce number of chips

FPGA is Volatile (loses design if power OFF)



Practical Aspects

Characteristics of CMOS Inverter:

Noise Margin:

$$NM_L = V_{I_L} - V_{O_L}$$

$$NM_H = V_{O_H} - V_{I_H}$$

Example: Find NM_L , NM_H if $V_{O_H} = 5V$, $V_{O_L} = 0$ and $V_{I_L} = 1V$, $V_{I_H} = 3V$

$$NM_L = 1 - 0 = 1, NM_H = 5 - 3 = 2$$

Time Delay: Delay TP_{LH} from (0) Level to (1)


Time Delay: Delay TP_{HL} from (1) Level to (0)

Power Dissipation: $P = CFV_{DD}^2$

Fan In: Maximum number of inputs to the gate

Fan out: Maximum number of other gates that a specific gate drives


©N. Mekhiel



©N. Mekhiel

Tri-State Buffer


Used to connect divceces to shared BUS



©N. Mekhiel

Transimition Gates

Used to simplify some functions (XOR, MUX)



Problems from Ch3

- **3-3 a** Show that the two circuits have same function

$$g = !X1.!X2.X3 + !X1.X2.!X3 + X1.!X2.!X3 + X1.X2.X3$$

$$h = (X1.!X2 + !X1.X2).!X3 + !(X1.!X2 + !X1.X2).X3$$


$$= (X1.!X2 + !X1.X2).!X3 + (X1.X2 + !X1.!X2).X3$$

- **3-3 b** Each XOR gate uses 2 inverters + 2 TG

XOR gate needs $2 \times 2 + 2 \times 2 = 8$ transistors

2 XOR gates need 16 transistors

- 3-3



- **3-4** Build a 6 input AND gate using NAND and NOR gates

$$F = \overline{\overline{(X1.X2.X3.X4.X5.X6)}}$$

$$= \overline{(\overline{(X1.X2.X3)} + \overline{(X4.X5.X6)})}$$

- **3-7** Find truth table for CMOS circuit drive logic function $F = (\overline{X1} + \overline{X2}).\overline{X3}.\overline{X4}$ from PMOS

$$\text{simplest sum of product } F = \overline{X1}.\overline{X3}.\overline{X4} + \overline{X2}.\overline{X3}.\overline{X4}$$

$$\text{Cost } 4 \text{ INV} + 2 \text{ AND} + 1 \text{ OR}$$

$$4 \times 2 + 2 \times 8 + 1 \times 4 = 28 \text{ transistor}$$

- 3-4, 3-7

