Ryerson University Department of Electrical & Computer Engineering ELE328 — Digital Systems

F2004 Final Examination


Name:	ID No.:	Section:
Time Limit: 2 hour and 50 minutes	Professors: Cher	n, Y.C., Mekhiel, N., Sedaghat, R.

- Closed-book examination, no calculator or any other aids allowed.
- Answer all questions in the space provided and show all steps for full credit.
- Circle the name of your Professor shown above.
- 1. The state table of a finite-state machine (FSM) with one input w and 2 outputs z_1 and z_0 is given below:


Present State	Next	Outputs			
	w = 0	w = 1	z_1	z_0	
S0	S2	S1	0	0	
S1	S2	S1	0	1	
S2	S2	S3	1	0	
S3	S1	S3	0	0	

(a) (1 mark) Explain whether the given FSM is a Moore-type or Mealy-type state machine?

(b) (9 marks) The given FSM is to be implemented as a synchronous sequential circuit with T flip-flops using the state assignments: S0=00, S1=01, S2=10, S3=11. Derive the equations for the inputs to the T flip-flops, and the equations for the outputs z_1 and z_0 .



2. Consider the following circuit which implements a finite-state machine (FSM):



(a) (4 marks) Derive the state assigned table for the FSM.


$$D_0 = \overline{\chi} \cdot \overline{Q_0} = \chi + \overline{Q_0}$$

$$D_1 = \chi + \overline{Q_0}$$

$$D_1 = \chi + \overline{Q_0}$$

	X = 1 Q	+ 00	
Pis	N.S	1 1=0,00	己
0 00	0,00	10- 1	0
	5101	S3 11	0
210	5210	53 11	1
3 11	5101	53 11	0

(b) (4 marks) Complete the following timing diagram for the circuit by assuming $Q_1 = Q_0 = 0$ at the beginning.




(c) (4 marks) Derive the state assigned table if JK flip-flops (instead of D flip-flips) are to be used to implement the FSM.

Q. Q.	N. 5 J.K. Joko	1 - 1 SIKI Joka Z
200	10 1 X 0 X	II X IX G
1 0 1	O X X O	IX XOP
2 10	10 X0 0X	1 XO X
33 11	01 X1 X0	11 NO XO
		,

3. (10 marks) The circuit below is used as a part of an ALU to perform logical and arithmetic operations on the 2-bit inputs $X = X_1 X_0$ and $Y = Y_1 Y_0$. The operation to be performed is determined by the function select input $S_1 S_0$ to produce the output $F = F_1 F_0$ according to the following table:

S_1S_0	Operations
00	F = X AND Y
01	F = X OR Y
10	F = X XOR Y
11	F = X + Y
	(addition)


Complete the implementation of the circuit shown below according to the given requirements:



4. Consider the following VHDL code:

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY fsm IS
  PORT( Clock, Resetn, w : IN STD_LOGIC;
        Z : OUT STD_LOGIC );
END fsm;
ARCHITECTURE Behavior OF fsm IS
  TYPE State_type IS (A,B,C);
  SIGNAL y: State_type;
BEGIN
  PROCESS(Resetn, Clock)
  BEGIN
     IF Resetn = '0' THEN
              y<=A;
     ELSEIF (Clock'EVENT AND Clock = '1') THEN
       CASE y IS
           WHEN A =>
              IF w='0' THEN
                  y<=A;
              ELSE
                  y<=B;
              END IF;
           WHEN B =>
              IF w='0' THEN
                 y<=A;
              ELSE
                  y<=C;
              END IF;
           WHEN C =>
              IF w='0' THEN
                  y<=A;
              ELSE
                  y<=C;
              END IF;
       END CASE;
     ENDIF;
  END PROCESS;
       z<= '1' WHEN y=C ELSE '0';
END Behavior;
```


(a) (3 marks) Describe the behavior of the given FSM using a state diagram.




- (b) Assume that an 8x4-bit EPROM is available, provide a programmable implementation of the FSM in Part (a):
 - i. (4 marks) Fill in the contents of the EPROM in the table below by setting up the addresses of the EPROM as follow: $a_2 = w$, $a_1a_0 = y_1y_0$ (present state), and explain what the contents of the EPROM represents.

Address	Contents
$a_2a_1a_0$	$d_3d_2d_1d_0$
000	000
001	000
010	a 0 0
011	000
100	001
101	010
110	110
111	000

ii. (3 marks) Draw a schematic diagram for the implementation.



5. (10 marks) Two comparators for 4-bit unsigned numbers are available. Each comparator has two 4-bit inputs: $X = x_3x_2x_1x_0$ and $Y = y_3y_2y_1y_0$, and 3 logical outputs: X greater than Y (>), X equal to Y (=), and X less than Y (<). Construct a comparator for two 8-bit unsigned numbers $A = a_7a_6a_5a_4a_3a_2a_1a_0$ and $B = b_7b_6b_5b_4b_3b_2b_1b_0$ using the two 4-bit comparators and any additional logic gates, and draw the resulting circuit.



- 6. This question deals with the programmable processor module used in Lab 7. The function table of the 74181 ALU, and the instruction set of the processor are given in the Appendix.
 - (a) (5 marks) Determine the contents of the Program Counter (PC), Accumulator (ACCA), and the Carry Bit (C) after the execution of each of the following instructions using the given initial values of the Input Switches (Sw), Carry Bit (C), Program Counter (PC), Accumulator (ACCA) and content of the Memory Location 2 (M(2)).

n	2 (M(2)).				
	Each of the following	g instructions	has initial condition	ons as given:	
	Sw = 1011 C = 0	PC = 0010	ACCA=0110	M(2) = 1010	
		PC	ACCA	С	1011 SW
	(i) ADDA S	0011	0001	1	10001
					1000
	Sw = 1100 C = 1	PC = 1100	ACCA=0101	M(2) = 0101	<
	e (PC	ACCA	С	TH 01016
	(ii) ROLA	1101	1011	0	
	Sw = 0110 C = 1	PC = 1010	ACCA=0110	M(2) = 1010	3~20110
		PC	ACCA	С	A = 0110
	(iii) JEQ 0011	0011	0110	1	JMPV
	Sw = 1011 C = 0	PC = 0010	ACCA=1111	M(2) = 1010	[11]
		PC	ACCA	С	1
	(iv) INCA	0011	0000		(1)0000
1					
	Sw = 1000 C = 0	PC = 0010	ACCA=0110	M(2) = 0111	0110
		PC	ACCA	С	
	(v) SUBA 2	0011	6660	0	0111
- 1		0 1			a MCZ
		0	10		A = A - M(2)
		01	1 1 1		7/1/1/10

(b) (2 marks) Fill in the microcode table for the following instructions:

		EF	ROM	s 1822	Addr	ess Li	nes					EPRO	MI											
			E	PRO	М3				PAL	AC	CCA		A	ALU II	31			DA	TA PATH		161		EPRO)Ms
	JP	NO		OP (Code		Mic	Code	NCC	SI	SO	М	S3	S2	SI	SO		/AS	WR	SM	/PE	CNT	AI+	A04
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	DI	D0	D7	D6	D5	D4	D3	D2	DI	DO
							0	0	0	1		0	0	1		0	Λ	1	0	-	1	1	0	è
SUBA S							0	1					- 1											
							1	0																
							1	l																
							0	0	1	0	0	X	V	Х	X	X	X	Ð	1	0	1	1	0	0
							0	1																
TAA N							1	0																
							1	1																

(c) (4 marks) Suppose that the STSW N instruction is required to be changed to a new instruction STEZ N. The new instruction STEZ N is used to compare the contents of the accumulator (ACCA) to the data from the Input Switches (Sw). If they are equal, a value of zero will be stored in the memory location N; otherwise, the next program instruction following the STEZ N instruction will be executed. Fill in the microcode for the STEZ N instruction in the following table:

		EPROMs 1&2 Address Lines										EPRO	MI				EPROM2								
			E	PRO	мз				PAL	AC	CA		A	LU I	81			DA	TA PA	HTA	16	51	EPR	OMs	
	JP	NO OP Code				Mic	Code	NCC	SI	S0	M	S3	S2	SI	SO.		/AS	WR	SM	/PE	CNT	Al+	A0+		
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	D'	D6	D5	D4	D3	D2	DI	D0	
	0	0					0	0		0	9	0	0	L	1	0	X	1	0	L	1	G	0	1	
STEZ N	0	0					0	1	1	0	O	X	N	X	X	V	X	1	0	1	1	1	0	0	
	0	0					1	0					0,	-,,							7				
	0	0					1	1												,					
													97 TH THE	0000TCE55V											
	1	0			T		0	0		0	0	0	0	1	1	0	X	1	0	1	1	छ	0	1	
	1	0					0	1	1	1		1	0	O	1	1	0	1		(P)		-	01	200	
STEZ N	1	0					1	0					F	34	comb.			1	00	Time			_		
	1	0			T		1	1					9,												

(d) (3 marks) Write a program (not to exceed 16 instructions) to swap the data that are already stored at memory locations 2 and 3. You may use other memory locations as temporary storage.

1. Given the following logic circuit, derive its state table and state diagram. If the following sequence 1010110101 is applied to the x input of the circuit with initial sate 01, determine the resulting output sequence on z output. (8 marks)

