## **Makefiles - Recursive Make For Sub-directories**





Large software projects generally are broken into several sub-directories, where each directory contains code that contributes to the whole.

The way it can be done is to do a recursive *make* descending into each sub-directory. To keep a common set of macros that are easily maintained we use the <code>include</code> statement which is fairly common in most *makes* 

The following is the directory structure of the sources:

```
        -rw-r----
        1 rk owen
        625 Jun 17 16:42 Makefile

        -rw-r-----
        1 rk owen
        142 Jun 17 16:43 Makefile.inc

        -rw-r-----
        1 rk owen
        133 Jun 17 14:32 main.c

        -rw-r-----
        1 rk owen
        120 Jun 17 14:34 proj.h

        drwxr-x---
        2 rk owen
        1024 Jun 17 16:54 subdira

        -rw-r-----
        1 rk owen
        45 Jun 17 14:28 subdira/sub2a.c

        -rw-r-----
        1 rk owen
        45 Jun 17 14:28 subdira/sub3a.c

        -rw-r-----
        1 rk owen
        346 Jun 17 16:34 subdira/Makefile

        -rw-r-----
        1 rk owen
        45 Jun 17 16:54 subdir

        drwxr-x---
        3 rk owen
        1024 Jun 17 16:54 subdir

        -rw-r-----
        1 rk owen
        52 Jun 17 14:33 subdir/sub1.c

        -rw-r-----
        1 rk owen
        52 Jun 17 14:33 subdir/sub2.c

        -rw-r-----
        1 rk owen
        52 Jun 17 14:33 subdir/subsubdir

        -rw-r-----
        1 rk owen
        47 Jun 17 16:54 subdir/subsubdir

        -rw-r-----
        1 rk owen
        47 Jun 17 16:53 subdir/subsubdir/subsubdir/subsubl.c

        -rw-r-----
        1 rk owen
        47 Jun 17 16:53 subdir/subsubdir/subsubdir/subsubl.c

        -rw-r------
        1 rk owen
        47 J
```

Here is the Makefile.inc and Makefile in the root:

## Makefile.inc

## Makefile

```
include Makefile.inc
DIRS = subdir subdira
      = mainx
EXE
OBJS = main.o
OBJLIBS = libsub.a libsuba.a libsubsub.a
LIBS = -L. -lsub -lsuba -lsubsub
all : $(EXE)
$(EXE) : main.o $(OBJLIBS)
        $(ECHO) $(LD) -0 $(EXE) $(OBJS) $(LIBS)
        $(LD) -0 $(EXE) $(OBJS) $(LIBS)
libsub.a libsubsub.a : force look
        $(ECHO) looking into subdir : $(MAKE) $(MFLAGS)
        cd subdir; $(MAKE) $(MFLAGS)
libsuba.a : force look
        $(ECHO) looking into subdira : $(MAKE) $(MFLAGS)
        cd subdira; $(MAKE) $(MFLAGS)
clean :
        $(ECHO) cleaning up in .
        -$(RM) -f $(EXE) $(OBJS) $(OBJLIBS)
        -for d in $(DIRS); do (cd $$d; $(MAKE) clean); done
force look :
        true
```

## Which produces this output:

```
% make
looking into subdir : make -s
ar rv ../libsub.a sub1.o sub2.o sub3.o
a - subl.o
a - sub2.o
a - sub3.o
ranlib ../libsub.a
looking into subsubdir : make -s
ar rv ../../libsubsub.a subsub1.o subsub2.o subsub3.o
a - subsub1.o
a - subsub2.o
a - subsub3.o
ranlib ../../libsubsub.a
looking into subdira : make -s
ar rv ../libsuba.a subla.o sub2a.o sub3a.o
a - subla.o
a - sub2a.o
a - sub3a.o
ranlib ../libsuba.a
looking into subdir : make -s
looking into subsubdir : make -s
gcc -o mainx main.o -L. -lsub -lsuba -lsubsub
```

Suppose we touch a file deep in the directory structure:

```
% touch subdir/subsubdir/subsub2.c
% make
looking into subdir : make -s
looking into subsubdir : make -s
ar rv ../../libsubsub.a subsub2.o
r - subsub2.o
ranlib ../../libsubsub.a
looking into subdira : make -s
looking into subdir : make -s
looking into subsubdir : make -s
```

Notice that the Makefile has a dummy target named <code>force\_look</code> that the libraries depend on. This ''file" is never created hence make will always execute that target and all that depend on it. If this was not done then make would have no idea that <code>libsubsub.a</code> depends on <code>subdir/subdir/subsub2.c</code> unless we include these dependencies in the root <code>Makefile</code>. This defeats the purpose of breaking up a project into separate directories. This mechanism pushes the dependency checking into lower level <code>Makefiles</code>.

Here is a representive sub-directory Makefile:

```
include ../Makefile.inc
CFLAGS = \$(PRJCFLAGS) - I..
OBJLIBS = ../libsub.a ../libsubsub.a
OBJS = sub1.o sub2.o sub3.o
all : $(OBJLIBS)
../libsub.a : $(OBJS)
        $(ECHO) $(AR) $(ARFLAGS) rv ../libsub.a $?
        $(AR) $(ARFLAGS) rv ../libsub.a $?
        $(ECHO) $(RANLIB) ../libsub.a
        $(RANLIB) ../libsub.a
../libsubsub.a : force look
        $(ECHO) looking into subsubdir : $(MAKE) $(MFLAGS)
       cd subsubdir; $(MAKE) $(MFLAGS)
clean :
        $(ECHO) cleaning up in subdir
        -$(RM) -f $(OBJS)
        cd subsubdir; $(MAKE) $(MFLAGS) clean
force look :
       true
```

We use the pre-defined implicit rules, and define CFLAGS with project wide options and where to find the include files.

Notice the ganged shell commands to *cd* into a subdirectory and to execute a *make*. It's not for compactness or convenience ... it's required for correct behavior. The <u>following section</u> will detail some of these issues.



Slide 8

