



Shared memory: 16×16 tiles, stride-17 rows → no bank conflicts; one system per thread block

TRSM also solves folded RHS + 16 identity rows → L_{pp}^{-T} rows, kept in the diag tile's upper half

Backward solve: one parallel matvec per tile column — no serial steps

Per-panel phase sequence:



4a ‖ 4b run concurrently — the serial phase is hidden for every panel but the first

block-wide barriers per system ($K = 64$):

packed: $2K = 128$

tiled: $\approx 3K/16 = 12$ (1.86–2.26× faster than packed)