

github.com/JulianKemmerer/PipelineC

Easier hardware description between RTL and HLS

HAFDAL '24 Workshop:

Hardware Acceleration of Functional and Declarative Languages

~Context + Semantics

Write "C"

->
Hardware Description Language

Between register transfer level (RTL) and full high level synthesis (HLS)

(HDL=VHDL or Verilog)

Pure Functions as Comb. Logic

HDLs know this: limited 'function' from VHDL/Verilog... PipelineC combines functions+modules from HDL

```
uint8 t my func(uint8 t input name)
  return ...
             my func
               X.X ns
               delav
```

```
-- Generated PipelineC VHDL
entity my_func is
port(
   input_name :
        in unsigned(7 downto 0);
   return_output :
        out unsigned(7 downto 0)
);
end my_func;
```

Comb. Logic Dataflow Semantics

```
// Two parallel foo() instances
                                          X
// one bar() instance
                                                          а
                                                  foo
uint8 t my func(uint8 t x, uint8 t y)
                                                                  bar
 uint8 t a = foo(x);
 uint8 t b = foo(y);
                                                  foo
  return bar(a, b);
  // Three iteration loop unrolled
  uint8 t my func(uint8 t x)
    for (i=0; i<3; i+=1)
                                  X
                                         foo
                                                     foo
                                                                  foo
      x = foo(x);
    return x;
```

PipelineC Features:

Getting device specific timing feedback...

- Works with many tools
 - Xilinx Vivado
 - Intel Quartus
 - Lattice Diamond
 - GHDL+Yosys+nextpnr
 - Gowin EDA
 - Efinix Efinity
 - **PyRTL ASIC Timing Models**
















This device specific timing information allows autopipelining!

Comb. logic can be autopipelined

HLS-like, but PipelineC only does II=1 for now...

```
#pragma PART "xc7a100tcsg324-1"
#pragma MAIN MHZ my func 100.0
                                                                              rv
float my func (
                                                   my func
  float x,
  float y,
                              sel
  uint1 t sel
                            Pipeline stages depend on target device + fmax (not user specified staging)
  float rv;
  if(sel){
   rv = x*y;
                                          MULT
                                                                               rv
  else{
   rv = x+y;
                                                  ADD
  return rv;
                                 sel
```

Comb. logic can be used with registers:

"RTL Style" static state registers, ~repeating impure functions, single clock domain


```
uint8 t my counter(
  uint8 t increment
  static uint8 t the reg;
  the reg += increment;
  return the reg;
 increment.
                   return
      the req
```

```
uint8 t my counter(
  uint8 t increment
  static uint8 t the reg;
  uint8 t rv = the reg;
  the reg += increment;
  return rv;
 increment
                     return
               rv
     the reg
```

RTL Style

(one cycle at a time, not autopipelined)

FIR Filter



```
data_t fir(data_t x0)
{
    // Registers
    static data_t x[N];

    // Shift new x0 into array
    int32_t i;
    for(i=N-1; i>0; i-=1) {
        x[i] = x[i-1];
    }
    x[0] = x0;
```

```
// Multiply sample by coeff
data_t b[N] = {...};
data_t xb[N];
for(i=0; i<N; i+=1) {
    xb[i] = x[i]*b[i];
}

// Sum
data_t sum = xb[0];
for(i=1; i<N; i+=1) {
    sum += xb[i];
}
return sum;</pre>
```

Pipeline Style

(dataflow, variable total latency)

FIR Filter

```
x[n] \xrightarrow{z^{-1}} \xrightarrow{z^{-1}}
```

```
// Mix of stateful not-pipelined functions
// and stateless autopipeline-able functions
int16 t fir(int16 t x0)
  int16 t b[N] = {...};
  x = buffer last n(x0); // Impure
  y0 = mults and adds(b, x); // Pure
  return y0;
          fir (II=1 pipeline)
   buffer
                  mults and adds
   last n
                 (pipeline depth \geq = 0 cycles)
   (stateful
   1 cycle)
```

Global Variables:

Write-Once Read-Many Example

```
// Globally defined+visible
uint1 t sync reset wire;
                                                    reset module
                                          button
#pragma MAIN MHZ reset 100.0
void reset(uint1 t button)
  // Sync+debounce button...
  \dots = button;
  sync reset wire = ...;
                                          sync reset wire
void func a()
                                                    manv
  if(sync reset wire)...
                                                   instances
                                     func a
                                                              func b
void func b()
  ... = sync reset wire;
```

FPGA Examples:

What can you do with?
Comb. logic,
registers,
pipelines,
and wires?

Practically everything!

DSP Demo: First announcement! FM Radio on FPGA SDR

Tadio_datapath()

| Radio | IQ | Samples | Decimation FIR(s) | Demodulation | Decimation FIR(s) | Deemphasis | Deemphasis


- Single top level MAIN function for data path
 - Single clock domain
- Auto-pipelined to 125MHz timing goal
 - ~32 stage pipeline on Xilinx Artix 7



Deepwave Digital AIR-T 8201

- AirStack Sandbox
 FPGA Dev Kit
- 125MSPS RF front end
- SoapySDR Python API





Sphery vs. Shapes


tom's HARDWARE AND Electronic Innovation Network Xilinx Community



FPGA Demo Shows Efficiency Gains Compared to x86 Chip

By Ian Evenden published 18 days ago

Is this a glimpse of the future of programming?



FPGA real-time light trac platform performance is more efficient than a Ryzen 4900H R9-4900H CPU soft solu

Submitted by judy on Fri, 09/30/2022 - 10:50 Although in the field of traditional hardware er (FPGA) is more famous. But some recent sucset advantage for graphics processing units (GPI

PipelineC-Graphics

thub.com/JulianKemmerer/PipelineC-Graphics

FPGA Demo:

- "Sphery v.s Shapes"
- Realtime raytraced bouncing ball game
- No frame buffer, "chasing the beam" 1080p 60FPS, 24bpp color
- Fully autopipelined, 148.5MHz pixel clock
- No CPU for animation or rendering
- Easy "C" debug from software->FPGA



FPGA chip shown to be over 50 times

FPGA achieved similar performance to a laptop CPU with a fraction of the energy and far less heat




CNX SOFTWARE -**EMBEDDED** SYSTEMS NEWS

game computing have once again attracted th 3D game running on FPGA shown to be 50x more efficient than on x86 hardware

> Sphery vs. shapes is an open-source 3D raytraced game written in C and translated into FPGA bitstream that runs 50 times more efficiently on FPGA hardware than on an AMD Ryzen processor.


Verilog and VHDL languages typically used on FPGA are not well-suited to game development or other complex applications, so instead, Victor Suarez Rovere and Julian Kemmerer relied on Julian's "PipelineC" C-like hardware description language (HDL) and Victor's CflexHDL tool that include parser/generator and math types library in order to run the same code on PC with a standard compile, and on FPGA through a custom C to VHDL translator



PipelineC Overview + FPGA Graphics Demo

Ray Traced Game: Top Level Design

Two clock domains, ~two #pragma MAIN functions, two important global wires




- Things occurring at 60Hz
- Per frame animation, object pos, etc
- Very slow state machine

- Things occurring at pixel clock, 148.5MHz
- Generating VGA timing: h/vsync, x,y positions to render
 - 'Chasing the beam'
- Generating frame clock, 60Hz
 - Hundreds of stages rendering pipeline from C function pixel t render pixel (uint16 t x, uint16 t y)

Shared resources bus demo:

Multiple FSMs sharing multiple pipelines




Future Work

- Improvements to autopipelining
 - Report+optimize for area/resources
 - Dealing with feedback / stall signals
- Improved derived finite state machines
 - Better code generation
 - RISC-V integration
- Template types+functions:
 - How to parameterize functions?
 - Compile time computation
 - Currently ugly preprocessor hacks
- 'Compile entire PipelineC designs with software compilers'
 - Built in ultra-fast simulations
- Modern hardware compiler frameworks / intermediates + tools









Thanks folks! Questions?

https://github.com/JulianKemmerer/PipelineC/wiki

https://github.com/JulianKemmerer/PipelineC/wiki/Example:-FM-Radio-Demodulation

<u>https://deepwavedigital.com/</u> - SDR Platform <3</p>

https://github.com/JulianKemmerer/PipelineC-Graphics - Sphery vs. Shapes Ray Tracer

https://github.com/JulianKemmerer/PipelineC/wiki/Shared-Resource-Bus - Mandelbrot

Mastodon: pipelinec@fosstodon.org

Talk on the PipelineC Discord: https://discord.gg/Aupm3DDrK2

