

# Nervous Systems (On Chip)

Martin A. Trefzer

[martin.trefzer@york.ac.uk](mailto:martin.trefzer@york.ac.uk)

Bio-inspired Systems and Technology Lab  
School of Physics, Engineering and Technology





# Traditional Computing Hardware

... JUST WHAT IS A COMPUTER ANYWAY?







UNIVERSITY  
*of York*



# Unconventional Computing Hardware

BIO- / PHYSICS / CHEMISTRY / NATURE INSPIRED



# Bio-inspired Hardware





- Multi-reconfigurable systems
- Evolutionary hardware design
- Design optimisation
- Fault-tolerant systems
- Adaptive neuromorphic hardware

# Silicon “Primordial Soup”

FIELD-PROGRAMMABLE TRANSISTOR ARRAY – FPTA


AMS  
600nm



# Computing Hardware



UNIVERSITY  
of York




$$\frac{\text{prediction}}{P(?) = ! - \varepsilon}$$

$$\frac{C(?) = !}{\text{computation}}$$

time goes by ...

$$H(p?) = p!$$



# Computing Hardware



may take a long time!



configuration unknown!

p?




$$\frac{\text{prediction}}{C(?)} = ! - \varepsilon$$
$$C(?) = !$$

computation

high effort,  
difficult!

time goes by ...

$$H(p?) = p!$$



may be prone to faults!


p!

# Evolutionary Configurable Hardware



UNIVERSITY  
of York

- May take a long time!
  - automated optimisation
- High effort, difficult!
  - configurable hardware in the loop
- Prone to faults
  - robustness part of fitness
- Configuration unknown!
  - black box



```
Synology NAS Files — mt540@FPTA-BOX: ~/project/evolution/darkgaqt — ssh -CX 192.168.0.100 — 169x48

I'm in pipelining constructor!
I'm in ControlModule Constructor
Before construction of FPTAConfig: fsysclk = 40 MHz
I'm in CardManFPTA Constructor!
I'm in pipelining constructor!
I'm in ControlModule Constructor
I'm in EvaluatorFPTA Constructor!
Connected
Threads are started now
Now in PopMan.main
Now in CardManFPTA.main
Jetzt in EvaluatorFPTA.main
Nun in CardManFPTAConfig::readObject - reading file : 0x86819e0

Magic ist = HWCT02M?+M??2????}!@?????2(????8J?

Vor fread: vsdac = 2.666000

Nach fread: vsdac = 2.455000
cmConfig.fdac5vequ = 2.700000
cmConfig.vfdac = 0.000000
cmConfig.vsdac = 2.455000
I'm in GaMainFPTA constructor
I'm entering GaConfigFPTA Constructor
pTermConn[0] = 0.142857
pTermConn[1] = 0.285714
pTermConn[2] = 0.428571
pTermConn[3] = 0.571429
pTermConn[4] = 0.714286
pTermConn[5] = 0.857143
pTermConn[6] = 1
sum = 7
I'm leaving GaConfigFPTA Constructor
Now gaqtMainWin Constructor, created new GaqtProject, contains GAConfigFPTA Object



- GARstopd Event created
- Event created
Init
Before while(1) in PopMan.main
!!!!!!!!!!!!!!!!!!!!!!!
...!...!.....!....!....!
- GARstopd Event created
- Event created

[1]+ Done ./darkgaqt -c=/home/mt540/EXP_SETUP/experiments_diss/TGA_Gates/NOR_Basic.xml runRemote=0
mt540@FPTA-BOX:~/project/evolution/darkgaqt$ 
mt540@FPTA-BOX:~/project/evolution/darkgaqt$ ./darkgaqt -c=/home/mt540/EXP_SETUP/experiments_diss/TGA_Gates/NOR_Turtle.xml runRemote=0 &
```



2:00  
4:50

# Multi-reconfigurable Hardware

PROGRAMMABLE ANALOGUE AND DIGITAL ARRAY – PANDA




configurable  
analogue  
blocks



configurable  
logic blocks

“Heterotic”  
Adaptive  
FPGA








# Fault Tolerance


## PROGRAMMABLE ANALOGUE AND DIGITAL ARRAY – PANDA

- Evolution of fast hierarchical repair strategies
- Swap CLBs, CABs, Branches, CTs



# Variability Mitigation

PROGRAMMABLE ANALOGUE AND DIGITAL ARRAY – PANDA





- Standard cell optimization
- Robustness against variability



# Variability Mitigation

## PROGRAMMABLE ANALOGUE AND DIGITAL ARRAY – PANDA


- Ring-oscillator frequency optimisation
- Substrate homogenisation



- Temperature-controlled setup


# Cell Mapping in VLSI EDA Flow

OPTIMISING DRIVE STRENGTH MAPPING IN INDUSTRIAL EDA FLOW




# RTM of Many-core Systems

RUNTIME MANAGEMENT OF DISTRIBUTED SYSTEMS




- **Custom-built many-core systems**
  - RISA (180nm TSMC)
  - Centurion (Xilinx Virtex-7)
  - Graceful (Xilinx ZYNQ-7020)



# Social-insects Inspired Behaviour

RUNTIME OPTIMISATION, ONLINE LEARNING, FAULT TOLERANCE



# Social-insects Inspired Behaviour



RUNTIME OPTIMISATION, ONLINE LEARNING, FAULT TOLERANCE



# Social insects-inspired Behaviour

ANT-INSPIRED RUNTIME MANAGEMENT  
AND FAULT TOLERANCE  
IN MANY-CORE SYSTEMS




- Self-organization
- Distributed decision making
- Autonomous fault tolerance



# Artificial Neural Microcircuits


NEURAL MICROCIRCUITS AS EMBEDDED “NERVOUS SYSTEM”

## Crayfish tail reflex




# Making Neural Microcircuits

EVOLUTIONARY NOVELTY SEARCH AND TASK SEARCH



# Embedding Neural Microcircuits

NEORV32 RISC-IV CPU



Location 1

Location 2




Location 3

# Neural Microcircuit Responses

RESPONDING TO “IRRADIATED” MEMORY / PROGRAMS




UNIVERSITY  
of York



# System-level Learning with SNNs

SPIKING NEURAL NETWORKS WITH RESERVOIR COMPUTING






# Nervous Systems On Chip

## NEUROMORPHIC FAULT TOLERANT HW – LEARNING WHAT IS AN ANOMALY

### System on Chip


⚡ - Fault   ✗ - Resulting Errors



**WP1**

### Spiking Neurons / Small-world SNNs


○ - Sensor Neuron   ○ - Neuron   □ - Actuator   □ - Anomaly Manager



**WP2**

### Nervous System on Chip

○ + ○ + □ + □ = Overlay Architecture




**WP3 / WP4**



Invertebrate cardiac control pathways



Crayfish startle pathways



Leech muscle control pathways



C. elegans



Leech



Lobster



Fruit fly



Ant



Honeybee



Zebrafish

Behavioural complexity of nervous systems



**END**