CL2006 - Operating Systems Fall 2024 LAB # 2 MANUAL (Common)

Please note that all labs topics including pre-lab, in-lab and post-lab exercises are part of the theory and lab syllabus. These topics will be part of your Midterms and Final Exams of lab and theory.

Objectives:

- 1. Learn Compiler Commands and process.
- 2. Learn how to use command line arguments
- 3. Learn to create and use Makefile
- 4. Learn compiling linux kernel form source code

Lab Tasks:

- 1. Compiling C/C++ Programs using g++ and gcc:
 - a. Commands for compiling C++(g++) and C (gcc) programs.
 - b. Overview of the compilation process: Options for running only the preprocessor, compilation process assembly file generation till object file creation.
 - c. Example of creating object files and generating the final executable.
- 2. Command Line Arguments:
 - a. Passing data to the program through command line arguments.
 - b. Modifying the main function to accept command line arguments (int main(int argc, char *argv[])).
 - c. Handling command line arguments and converting them to integers.
- 3. Compiler Process:
 - a. Stages in the compiler process: Compiler Stage, Assembler Stage, Linker Stage.
 - b. Compilation from C++ language code to Assembly language to object code.
 - c. Linking object code to code libraries to produce the executable program.
- 4. Makefiles:
 - a. Purpose of Makefiles: Separate compilation, describe project file dependencies.
 - b. Overview of the make utility.
 - c. Introduction to rules in makefiles, Example makefile structure with a rule.
 - d. Rule elements: Target, Dependencies, and Commands.
 - e. Automatic variables (\$@, \$<, \$^, \$?) and their role in rules.
 - f. Common Example
- 5. Compiling Linux Kernel from sources

EXPERIMENT 2

Creating, Compiling and Executing C/C++ programs using gcc/g++Compilers and Make File

OBJECTIVE:

- Learn the use of g++ and gcc compilers to compile and execute C++ and C programs
- To get familiarized with the working of Make File for C/C++ programs

BACKGROUND:

Compiling C/C++ program using g++ and gcc:

For C++:

Command: g++ source files... -o output file

For C:

Command: gcc source files... -o output file

Source files need not be cpp or c files. They can be preprocessed files, assembly files, or object files. The whole compilation file works in the following way:

 $Cpp/C file(s) \Rightarrow Preprocessed file(s) \Rightarrow Assembly File(s) Generation \Rightarrow Object file(s) Generation \Rightarrow Final Executable$

Every c/cpp file has its own preprocessed file, assembly file, and object file.

- 1. For running only the preprocessor, we use -E option.
- 2. For running the compilation process till assembly file generation, we use –S option.
- 3. For running the compilation process till object file creation, we use –c option.
- 4. If no option is specified, the whole compilation process till the generation of executable will run.

A file generated using any option can be used to create the final executable. For example, let's suppose that we have two source files: math.cpp and main.cpp, and we create objectfiles:

```
g++ main.cpp -c -o main.o g++
math.cpp -c -o math.o
```

The object files created using above two commands can be used to generate the final executable.

```
g++ main.o math.o -o my executable
```

The file named "my_executable" is the final exe file. There is specific extension for executable files in Linux.

Command Line Arguments:

Command line arguments are a way to pass data to the program. Command line arguments are passed to the main function. Suppose we want to pass two integer numbers to main function of an executable program called a.out. On the terminal write the following line:

```
./a.out 1 22
```

./a.out is the usual method of running an executable via the terminal. Here 1 and 22 are the numbers that we have passed as command line argument to the program. These arguments are passed to the main function.

In order for the main function to be able to accept the arguments, we have to change the signature of main function as follows:

```
int main(int argc, char *arg[]);
```

- argc is the counter. It tells how many arguments have been passed.
- arg is the character pointer to our arguments.

argc in this case will not be equal to 2, but it will be equal to 3. This is because the name ./a.out is also passed as command line argument. At index 0 of arg, we have ./a.out; at index 1, we have 1; and at index 2, we have 22. Here 1 and 22 are in the form of character string, we have to convert them to integers by using a function atoi. Suppose we want to add the passed numbers and print the sum on the screen:

```
cout<< atoi(arg[1]) + atoi(arg[2]);</pre>
```

Compiler Process:

- ➤ Compiler Stage: All C++ language code in the .cpp file is converted into a lower-levellanguage called Assembly language; making .s files.
- Assembler Stage: The assembly language code made by the previous stage is thenconverted into object code which are fragments of code which the computer understands directly. An object code file ends with .o.
- ➤ Linker Stage: The final stage in compiling a program involves linking the object codeto code libraries which contain certain "built-in" functions, such as cout. This stage produces an executable program, which is named a.out by default.

Makefiles:

- > Provide a way for separate compilation.
- > Describe the dependencies among the project files.
- ➤ The *make* utility.

Naming:

- > makefile or Makefile are standard
- > other name can be also used

Running make:

```
$make
or
$make -f filename
```

Where filename is the name of your file is not "makefile" or "Makefile"

Automatic variables:

Automatic variables are used to refer to specific part of rule components.eval.o: eval.c eval.h

```
g++ -c eval.c
$0 - The name of the target of the rule (eval.o).
$< - The name of the first dependency (eval.c).
$^ - The names of all the dependencies (eval.c eval.h).
$? - The names of all dependencies that are newer than the target make</pre>
```

Makefile Example (Taken from https://www.cs.colby.edu/maxwell/courses/tutorials/maketutor/)

Let's start off with the following three files, hellomake.c, hellofunc.c, and hellomake.h, which would represent a typical main program, some functional code in a separate file, and an include file, respectively.

hellomake.c	hellofunc.c	hellomake.h
#include <hellomake.h></hellomake.h>	#include <stdio.h> #include <hellomake.h></hellomake.h></stdio.h>	
<pre>int main() { // call a function in another file myPrintHelloMake(); return(0); }</pre>	<pre>printf("Hello makefiles!\n");</pre>	/* example include file */ void myPrintHelloMake(void);

Normally, you would compile this collection of code by executing the following command:

```
gcc -o hellomake hellomake.c
hellofunc.c -I
```

This compiles the two .c files and names the executable hellomake. The -I is included so that gcc will look in the current directory (.) for the include file hellomake.h.

Without a makefile, the typical approach to the test/modify/debug cycle is to use the up arrow in a terminal to go back to your last compile command so you don't have to type it each time, especially once you've added a few more .c files to the mix.

Unfortunately, this approach to compilation has two downfalls. First, if you lose the compile command or switch computers then you have to retype it from scratch, which is inefficient at best. Second, if you are only making changes to one .c file, recompiling all of them every time is also time-consuming and inefficient. So, it's time to see what we can do with a makefile.

The simplest makefile you could create would look something like:

Makefile 1

```
hellomake: hellomake.c hellofunc.c gcc -o hellomake hellomake.c hellofunc.c -I
```

If you put this rule into a file called Makefile or makefile and then type make on the command line. It will execute the compile command as you have written it in the makefile. Note that make with no arguments executes the first rule in the file.

Furthermore, by putting the list of files on which the command depends on the first line after the: make knows that the rule hellomake needs to be executed if any of those files change. Immediately, you have solved problem #1 and can avoid using the up arrow repeatedly, looking for your last compile command. However, the system is still not being efficient in terms of compiling only the latest changes.

One very important thing to note is that there is a tab before the gcc command in the makefile. There must be a tab at the beginning of any command, and make will not be happy if it's not there.

In order to be a bit more efficient, let's try the following:

Makefile 2

```
CC=gcc
CFLAGS=I
```

```
hellomake: hellomake.o hellofunc.o $(CC) -o hellomake hellomake.o hellofunc.o
```

So now we've defined some constants CC and CFLAGS. It turns out these are special constants that communicate to make how we want to compile the files hellomake.c and hellofunc.c. In particular, the macro CC is the C compiler to use, and CFLAGS is the list of flags to pass to the compilation command. By putting the object files-hellomake.o and hellofunc.o--in the dependency list and in the rule, make knows it must first

compile the .c versions individually, and then build the executable hellomake.

Using this form of makefile is sufficient for most small-scale projects. However, there is one missing: dependency on the include files. If you were to make a change to hellomake.h, for example, make would not recompile the .c files, even though they needed to be. In order to fix this, we need to tell makethat all .c files depend on certain .h files. We can do this by writing a simple rule and adding it to the makefile.

Makefile 3

```
CC=gcc
CFLAGS=I.
DEPS = hellomake.h
%.o: %.c $(DEPS)
    $(CC) -c -o $@ $< $(CFLAGS)

hellomake: hellomake.o hellofunc.o
    $(CC) -o hellomake hellomake.o
hellofunc.o</pre>
```

This addition first creates the macro DEPS, which is the set of .h files on which the .c files depend. Then we define a rule that applies to all files ending in the .o suffix. The rule says that the .o file depends upon the .c version of the file and the .h files included in the DEPS macro. The rule then says that to generate the .o file, make needs to compile the .c file using the compiler defined in the CC macro. The -c flag says to generate the object file, the -o \$@ says to put the output of the compilation in the file named on the left side of the :, the \$< is the first item in the dependencies list, and the CFLAGS macro is defined as above.

As a final simplification, let's use the special macros \$@ and \$^, which are the left and right sides of the:, respectively, to make the overall compilation rule more general. In the example below, all of the include files should be listed as part of the macro DEPS, and all of the object files should be listed as part of the macro OBJ.

Makefile 4

```
CC=gcc
CFLAGS=-I.
DEPS = hellomake.h
OBJ = hellomake.o hellofunc.o
```

```
%.o: %.c $(DEPS)
   $(CC) -c -o $@ $< $(CFLAGS)

hellomake: $(OBJ)
   $(CC) -o $@ $^ $(CFLAGS)</pre>
```

So, what if we want to start putting our .h files in an include directory, our source code in a src directory, and some local libraries in a lib directory? Also, can we somehow hide those annoying of files that hang around all over the place? The answer, of course, is yes. The following makefile defines paths to the include and lib directories and places the object files in an obj subdirectory within the src directory. It also has a macro defined for any libraries you want to include, such as the math library -lm. This makefile should be located in the src directory. Note that it also includes a rule for cleaning up your source and object directories if you type make clean. The PHONY rule keeps make from doing something with a file named clean.

Recompiling the Linux kernel

The general steps to recompile the Ubuntu kernel from sources with parameter changes:

```
$uname -r
```

Installing dependencies

- Install necessary build tools and dependencies. If you have not built a kernel on your system before, there are some packages needed before you can successfully build. You can get these installed with: \$sudo apt install build-essential

```
$sudo apt install build-essential libncurses-dev bison flex libssl-dev libelf-dev fakeroot
```

```
$sudo apt install dwarves
```

The above are for Ubuntu 20.04.

Download Kernel Sources

Next we need to need to download the kernel source from the offical https://www.kernel.org/ website.

Choose the latest longterm release and copy the link of the tarball hyperlink. Then use this link to download and unpack the kernel source to your Ubuntu machine:

```
$wget
https://cdn.kernel.org/pub/linux/kerne
l/v6.x/linux-6.1.73.tar.xz
$tar -xf linux-6.1.73.tar.gz
$ cd linux-6.1.73
```

Configure Kernel:

- We start by coping existing configure as new configuration.

```
$cp -v /boot/config-$(uname -r).config
```

- Adjust the configuration using a menu-based interface:

```
$make menuconfig
```

- Use the arrows to make a selection or choose Helpto learn more about the options. When you finish making the changes, select Save, and then exit the menu.
- Disable the conflicting security certificates by executing the following commands below:

```
$ scripts/config --disable
```

```
SYSTEM_TRUSTED_KEYS
$ scripts/config --disable
SYSTEM_REVOCATION_KEYS
$ scripts/config --set-str
CONFIG_SYSTEM_TRUSTED_KEYS ""
$ scripts/config --set-str
CONFIG SYSTEM REVOCATION KEYS ""
```

Compile Kernel:

- Build the kernel and modules:

```
$make -j$(nproc)
```

- The `-j\$(nproc)` option enables parallel compilation, utilizing the number of available processor cores. Press Enter repeatedly to confirm thedefault options for the generation of new certificates.

Install Modules:

- Install the kernel modules:

```
$sudo make modules install
```

Install New Kernel:

- Install the new kernel:

```
$sudo make install
```

- This will update the bootloader configuration (GRUB) and copy the new kernel image to `boot`.

Update GRUB Configuration:

- Ensure that GRUB is aware of the new kernel. Run: \$sudo update-grub

Reboot:

- Reboot the system to load the new kernel: \$sudo reboot

Verify:

After rebooting, check the kernel version:
 \$uname -r

References:

- https://phoenixnap.com/kb/build-linux-kernel
- https://davidaugustat.com/linux/how-to-compile-linux-kernel-on-ubuntu

In-Lab Questions:

- 1) Write a C or C++ program that accepts a file name as command line argument and prints the file's contents on console. If the file does not exist, print some error on the screen.
- 2) Write a C or C++ program that accepts a list of integers as command line arguments sorts theintegers and print the sorted integers on the screen.
- 3) Create the following classes in separate files (using .h and .cpp files) Student, Teacher, Course.
 - a. A student has a list of courses that he is enrolled in. A teacher has a list of courses that he is teaching.
 - b. A course has a list of students that are studying it, and a list of teachers that are teaching the course. Create some objects of all classes in main function and populate them with data.

Now compile all classes using makefile.

Post-Lab Questions:

- 1) Write a C/C++ program that takes some integers as command line parameters, store them in an array and prints the sum and average of that array. Also note that you have to run the program for all possible error checks.
- 2) Write a C/C++ program that takes some integers in the form of series as command line parameters; store them in array than compute the missing element from that series and output that missing element to file.
- 3) Write a C/C++ program that reads file in which there are integers related to series and store them in array than compute the missing element from that series and output that missing element to file.
- 4) Create the following classes in separate files (using .h and .cpp files) LetterCount, WordCount, LineCount.
 - a. LetterCount counts number of letters in a text file.
 - b. WordCount counts number of words in a text file.
 - c. LineCount counts number of lines in a text file.

Create some objects of all classes in main function and populate them with data.

Now compile all classes using makefile.