


Page:


Date: / /

cache → SRAM



Hit if found  
miss if not

MPU




core 1 و core 2 يفتقدان الـ cache فيجب ان يذهبوا الى الـ MM

التي تسمى الـ Cache Coherence

Cache Coherence

لوجود الـ cache في الـ cores





FPU : MPU - MMU :

FPU (Floating Point Unit):

floating point numbers


MPU (Micro Processor Unit): memory protection unit

RAM





MMU (memory management unit) : به تقسیم ال APP 8G به وجود می آید  
8G به 16 بیت های 16 MM به 16 بیت های 16



## I/O (interface)

### Arch types

Von-Neuman


→ PC

one memory

SSS to

memory mapped


hardwired



Harvard

→ Micro controller

Port mapped



الصفحات ویرایشی از ال 8G

RAM و ROM


3w

Assembly RAM  
load/store

ROM  
R/W


### I/O (Harvard)

memory mapped



Clangu → load-store

load/store



R/W



Page:

Date: / /

pipe line

inst 1	f	d	e
inst 2		f	d e
inst 3			f d e
inst 4			

van-neu: can't support Pipeline

harvard: can support Pipeline

RISC: can support Pipeline (sub clock cycle instructions)

CISC: can't support Pipeline (clock cycle instructions)


\* if CLK = 8 MHz

RISC  $\rightarrow$  1 inst  $\rightarrow$  1 cycle

$\therefore$  8 MHz

$\frac{8 \text{ Mcycles}}{1 \text{ s}} \rightarrow 8 \text{ M instruction per second} = 8 \text{ MIPS}$

### Clock systems




	RC	ceramic	crystal
Cost	↓	in between	↑
accuracy	↓	in between	↑
settling	↑	in between	↓

time  
الوقت  
clock  
الساعة  
noise  
الضوضاء



noise imm

temp ↓  
EMI ↓  
vibration ↑






How to read Data sheets



EX: need to write (SW) to turn on a led

GPIO pin se High بنى على زيف



1) Pointer  $\rightarrow$  Direction register (DR) = 1 (O/P)

↓



Base + offset

2) Pointer  $\rightarrow$  ODR = 1 (H)

↓

Base + offset





Ex: write (1) → ODR

~~1) define the ODR register~~

1) define the ODR register

# define GPIO\_ODR → Base + Offset

2) Pointer for GPIO\_ODR

\*  $(volatile unit32_t *)GPIO\_ODR$  1 = (1 << 16);

↓ prevents optimization

يعني القيمة التي على الـ register يتغيرها

و cache وكذا من بعد تشكك على القيمة

يكون ثابتة ومن ثم في القيمة العميقة في الـ register

# define GPIO\_ODR (volatile unit32\_t \*) Base + Offset

void main {

\* GPIO\_ODR 1 = (1 << 16);

}

# define GPIO\_ODR (volatile unit32\_t \*) Base + Offset

void main {

GPIO\_ODR 1 = (1 << 16);

update

اختصار  
الكود

موا



## HW Port types

master

Slave

### HW Port Protocol types

AXI

AHB

APB

ACEI

Master: هو الذي يبدأ انشائية الـ W/R transaction

AMBA (the arm advanced mbus Arch)  
Bus bridges هي مكونات اتصال بين البورتات

\* Bus bridges differ in

- $F_{max}$  (أقصى سرعة عمل البورت) BW
- Latency (الوقت الذي تأخيره البورت)
- R/W capability