Dequeue and Replace Performance **Hybrid Tree** ops/cycle) 600 **BRAM Tree Pipelined** Systolic Array * ZHW 450 450 400 350 50 250 200 2¹³ 2³ 2⁵ 2⁷ 29 211 2¹⁵ 217 Queue Size