Homework4

Qinyun Song

1 Cache Hierarchy

- 1. For L1, $t_1 = 2000 \times 0.5 \times 1$
- 2. For L2, $t_2 = 2000 \times 0.5 \times 0.55 \times (1 + 3 + 18)$
- 3. For L3, $t_3 = 2000 \times 0.5 \times 0.45 \times 0.75 \times (1 + 3 + 25 + 85)$
- 4. For Memory, $t_4 = 2000 \times 0.5 \times 0.45 \times 0.25 \times (1 + 3 + 25 + 440)$

So the total is

$$total = t_1 + t_2 + t_3 + t_4 \approx 104338 cycles$$

2 Performance Metric

 $5 + 20\% \times 150 = 35 cycles$.

3 Cache Addressing

Since main memory is 8GB, there are 33 bits.

- 1. For L1, 16B block means offset is 4 bits. Since there are 32 KB blocks, index bit is 11. The tag bits is 33 11 4 = 18 bits. For L2,, 64B block means offset is 6 bits. Then there are 2^{12} blocks so the index bit is 12. Finally, the tag bit is 33 12 6 = 15.
- 2. For L1, the array size is 32kb. The tag array size is $18 \times 2^{11} = 36864bits = 4.5kb$.

For L2, the array size is 1MB. So the tag array size is $4\times15\times2^{12}=245760bits=30kb$.

4 Cache Replacement Policies

P1	Ideal	LRU	MRU
С	M	M	M
A	M	M	M
В	M	M	M
D	M	M	M
В	Н	Н	Н
F	M	M	M
С	H	M	Н
E	M	M	M
A	M	M	M
D	Н	M	Н

1. В Η Μ Η F Μ Μ Μ Η Η Α Η В Η Η Η С Μ Μ Μ Е Η Μ Η В Н Η Μ Α Μ Μ Η Η Η Η Μ Μ Μ D

For Ideal, the miss rate is 55%. For LRU,

the miss rate is 75%. For the MRU, the miss rate is 55%.

P2	Ideal	LRU	MRU
D	M	M	M
F	M	M	M
С	M	M	M
В	M	M	M
A	M	M	M
A	Н	Н	Н
F	Н	H	Н
С	H	M	Н
D	Н	Н	Н
D	Н	Н	Н

D H H H The miss rate of ideal is 45%. The miss rate

2. A Η Η Н В Μ Μ Μ Η Η A Μ В Η Н Μ С Μ Μ Η Е Μ Μ Μ Η Η В Η M H M H Μ A В Μ Η Η Μ

for LRU is 50%. The miss rate for MRU is 60%.