Republic of Iraq

The Ministry Of Higher Education

& Scientific Research

بسم الله الرحمن الرحيم



University: Diyala
College: Engineering
Department: Computer

Stage: Second

Lecturer name: Roadia Abdullah

Qualification: Master

Place of work: Computer Dept.

Course Instructor	Roadia Abdulla	h				
E-mail						
Title	Computer Architecture					
Course Coordinator	Roadia Abdullah					
Course Objective	تعريف الطالب على المكونات الحاسبة و كيف تتعامل فيما بنها و المعمارية التي تم على اساسها بناء الحاسبة و تعرف على كل الجوانب المهمة في معمارية و عمل الحاسبة					
Course Description	 N. Basics of Computer System. Y. Computer System Design (Basic Computer Design). W. Microprogramming Control. E. Memory Organization. Organization. Optional Topics. 					
	Computer System Architectures M. Mano					
Textbook				,		
Course Assessments	Term Tests	Laboratory	Quizzes	Project	Final Exam	
Course Assessments	As(r·%)	As(⋅%)	As(\·/;)	-	As(٦٠٪)	
General Notes						

Republic of Iraq The Ministry Of Higher Education & Scientific Research



University: Diyala
College: Engineering
Department: Computer

Stage: Second

Lecturer name: Roadia Abdullah

Qualification: Master

Place of work: Computer Dept.

Course Weekly Outline

Week	Date	Topics Covered	Lab. Experiment Assignments	Notes
١	TT/.9/T.15	1.1 Introduction and review of logic concepts		
		1. T Block diagram of computer system		
۲	٣٠/٠٩/٢٠١٤	1. Buses		
		1.4 Fetch –execute cycle		
٣	٠٧/١٠/٢٠١٤	1. Classifications of machines		
		1.7 Computer instruction set and its classification		
٤	1 5/1 1/7 1 5	1.Y Addressing modes.		
		1.A Stack organization.		
		1.1. RISC CISC and overlapped register windows		
٥	Y 1/1 •/Y • 1 £	Y.\ Basic computer organization		
		Y.Y Basic computer Instruction format and stored program organization		
٦	YA/1 • /Y • 1 £	Y. Pasic computer addressing modes and instruction types.		
٧	• ٤/١١/٢ • ١ ٤	Y. £ Basic computer timing and control		
٨	11/11/7.12	Y.o Register transfer and micro operations		
٩	11/11/7 . 1 £	Y.7 Design of basic computer Arithmetic Logic Unit (ALU).		
١.	70/11/7.15	Y.Y Design of basic computer hardware control unit.		
11	٠٢/١٢/٢٠١٤	Y.A Bus and memory transfer		
		Y.9 Input-Output and Interrupt of basic computer		
17	.9/17/7.12	Y.Y. Programming of basic computer		
١٣	17/17/7・1 ٤	Y. Y Complete description of basic computer.		
١٤	77/17/7 • 1 £	Y. 17 Machine characteristics and performance		
10	٣٠/١٢/٢٠١٤	۳.۱ Control memory		
		T.Y Address sequencing		

١٦	٠٦/٠١/٢٠١٥	End Term Exam	
		I	
1 🗸	17/.7/7.10	"." Design of control unit	
		۳.٤ Micro program sequencer	
		".◦ Example on the control unit	
١٨	7 5/ • 7/7 • 10	٤.١ Memory hierarchy	
		٤.٢ Main memory	
19	. 7/. 7/7 . 10	٤.٣ Auxiliary memory	
		٤.٤ Associative memory	
۲.	1./.٣/٢.10	٤.٥ Cache memory	
		6 T. Vintural resources	
		٤.٦ Virtual memory	
71	17/.4/7.10	٤. Y Page replacement	
77	7 5/ • 7/7 • 10	٤.٨ Memory management hardware	
, ,	, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	S.M. Memory management hardware	
74	٣١/٠٣/٢٠١٥	٤.٩ Memory protection	
7 £	. ٧/ . ٤/٢ . ١ 0	o. Peripheral devices and ASCII code	
, ,		. Tempheral devices and Ascir code	
		o.Y \/• Interface	
70	1 2/ • 2/ 7 • 10	°." I/O versus memory bus	
		·	
		o. Elsolated versus memory-mapped I/O	
77	Y1/. £/Y.10	o.o Asynchronous data transfer	
		o.7 Parallel priority interrupt	
7 7	۲۸/۰٤/۲۰۱٥	°. Y FIFO buffer	
		2 A Markon of two wafes	
		o.A Modes of transfer	
۲۸	.0/.0/7.10	o.9 Direct Memory Access (DMA)	
		o. \ \ I/O processor	
		· · i/O processor	
۲٩	17/00/7.10	e. 11 Serial communication	
		o. 17 Examples on the I/O devices	
		Ladiffication the 170 devices	
٣.	19/.0/7.10	٦.١ Arithmetic algorithms	
٣١	77/.0/7.10	7.7 Pipeline processing	
٣٢	٠٢/٠٦/٢٠١٥	End Term Exam	