<u>Ultra-Low Power Applications</u>

- Mobile computing
- Implantable medical device
- Remote sensor
- Space vehicle

•

Three Components of Power

•
$$P = C_L V_{DD}^2 f_{0\rightarrow 1} + t_{sc} V_{DD} I_{peak} f_{0\rightarrow 1} + V_{DD} I_{leakage}$$

Dynamic

power

Short-circuit


power

Leakage

power

•
$$f_{0\rightarrow 1} = \text{Pro}_{0\rightarrow 1} * f_{\text{clock}}$$

Sample Trend



Future Scaling- Foil courtesy Mark T. Bohr, Intel Senior

Fellow from his webcast at Intel Corporation, Sep 2006 10000 100000 1000 10000 100 100 **Feature** Freq. Gate **Transistor** 1000 10 (MHz) Size Count Delay 10 (um) (M) (ps) 100 0.1 0.1 10 0.01 0.01 0.001 0.1 1970 1980 1990 2000 2010 2020 1970 1980 1990 2000 2010 2020 10000 1000 10000 1000 1000 1000 100 100 **Switching** 100 100 CPU Power. loff 10 10 Energy (W) (nA/um) (fJ) 10 10 0.1 0.1 0.01 0.01 0.001 0.001 1970 1980 1990 2000 2010 2020 1970 1980 1990 2000 2010 2020

Solution

• Keep leakage under control while reducing V_{DD} and V_{TH}


Existing Methods

- Multi-Threshold CMOS (MTCMOS)
- Variable Threshold CMOS (VTCMOS)
- Dynamic Threshold MOS (DTMOS)
- Super Cut-off CMOS (SCCMOS)
- Forced Transistor Stacking
- Adaptive Body Bias (ABB)

•


MTCMOS

- Utilize transistors with more than one V_{TH}
- Reduce leakage in "sleep" mode



Three Problems of MTCMOS Synchronous Circuits


- Sleep signal generation
- Storage element data loss during sleep mode
- Sleep transistor sizing





What will change if applying MTCMOS technique to NCL circuits?


Sleep Signal Generation and Data Storage for MTCMOS NCL Circuits


 The Ko signals naturally serve as inverted Sleep signals without any additional circuitry



































MTCMOS Threshold Gates




Sample TH23 Gates: Ease Sleep Transistor Sizing






Sleep Transistor Sizing for TH23




A 4-stage 8×8
MTCMOS NCL
Unsigned Array
Multiplier


IBM 8RF-DM 0.13µm CMOS




Leakage Power Comparison





Active Energy Comparison





Further Improvement











Multiplier Comparison

- Six single-stage early-completion multipliers
- Six single-stage regular-completion multipliers
- Delay
- Active energy
- Leakage power

