


Dual-Rail Combinational Circuit Design

- $0s$ refer to a signal's $rail^0$ and $1s$ refer to a signal's $rail^1$
- Add missing terms to ensure input-completeness
- Partition output equations into groups of four or fewer variables
 - largest number of product terms per group
 - smallest number of groups
 - map each group to one of the 27 NCL gates
- Booth2 PP generation component
 - input-complete with respect to input, MR_i
 - $PP^1 = MR_2^1 MR_1^1 + MR_1^1 MR_0^1 MD_{i-1}^1 + MR_2^1 MR_1^0 MR_0^1 + MR_2^1 MR_1^0 MD_{i-1}^0$
 - $PP^0 = MR_2^0 MR_1^0 + MR_1^0 MR_0^0 MD_{i-1}^1 + MR_2^0 MR_1^1 MR_0^0 + MR_2^0 MR_1^1 MD_{i-1}^0$

		MR ₀ MD _{i-1}			
		00	01	11	10
MR ₂ MR ₁	00	0	0	0	0
	01	0	0	1	0
	11	1	1	1	1
	10	1	0	1	1



Optimized Logic Functions


- AND: $Z^0 = X^0Y^0 + X^0Y^1 + X^1Y^0 \rightarrow \text{THand0}$
 $Z^1 = X^1Y^1 \rightarrow \text{TH22}$
- OR: $Z^0 = X^0Y^0 \rightarrow \text{TH22}$
 $Z^1 = X^1Y^1 + X^0Y^1 + X^1Y^0 \rightarrow \text{THand0}$
- XOR: $Z^0 = X^0Y^0 + X^1Y^1 \rightarrow \text{THxor0}$
 $= X^0Y^0 + X^1Y^1 + X^0X^1 + Y^0Y^1 \rightarrow \text{TH24comp}$
 $Z^1 = X^1Y^0 + X^0Y^1 \rightarrow \text{THxor0}$
 $= X^1Y^0 + X^0Y^1 + X^0X^1 + Y^0Y^1 \rightarrow \text{TH24comp}$

Optimal NCL Full Adder

X	Y	C _i	C _o	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

	X Y			
	00	01	11	10
C _i	0	0	1	0
	1	0	1	1

		$C_i \ C_o$				
		00	01	11	10	
C_o	00	0	X	X	1	
	01	1	X	0	X	
	11	X	0	1	X	
	10	1	X	0	X	



$$C_o^0 = X^0 Y^0 + C_i^0 X^0 + C_i^0 Y^0 \rightarrow \text{TH23}$$

$$C_o^1 = X^1 Y^1 + C_i^1 X^1 + C_i^1 Y^1 \rightarrow \text{TH23}$$

$$S^0 = C_o^1 X^0 + C_o^1 Y^0 + C_o^1 C_i^0 + X^0 Y^0 C_i^0 \rightarrow \text{TH34W2}$$

$$S^1 = C_o^0 X^1 + C_o^0 Y^1 + C_o^0 C_i^1 + X^1 Y^1 C_i^1 \rightarrow \text{TH34W2}$$

- inherently input-complete
- check by expanding S in terms of X , Y , and C_i