ASTROSDR SDR AND DSP SYSTEM FOR SPACEFLIGHT



- Dual receivers & transmitters, 70 MHz to 6 GHz
- Xilinx Zynq Z-7045 FPGA & dual ARM system-on-chip (SoC)
- ◆ Embedded Linux OS for reliable operation and efficient application development
- Radiation-tolerant NAND flash for OS and FPGA configuration
- ♦ 64 GByte eMMC flash on daughter card for data storage
- Designed for CubeSat Next-Generation Bus (CNGB) and Space Plug-and-Play Architecture (SPA)

ASTROSDR IS A COMPLETE RF PAYLOAD: RADIO, FPGA SIGNAL PROCESSOR, ARM PROCESSOR, AND

DATA STORAGE. AstroSDR combines state-of-the-art capabilities with a flexible design, resulting in a compact, efficient solution for multiple mission requirements. High-bandwidth cross-links, command and telemetry links, store-and-forward RF collection, data compression, or digital signal processing (DSP) in a Field-Programmable Gate-Array (FPGA) are all achievable with AstroSDR.

ASTROSDR HAS THE DEVELOPER-FRIENDLY FEATURES FOUND IN OUR TERRESTRIAL SDR AND

DSP SYSTEMS. The on-board processor runs embedded Linux, providing a flexible and capable development environment. APIs are provided for basic control of the FPGA, receivers, and transmitters.

ASTROSDR CAN OPERATE AUTONOMOUSLY AS A STANDALONE SYSTEM, OR AS AN ELEMENT IN A LARGE

BUS. AstroSDR supports the Space Plug-and-play Architecture (SPA) standard to support command, control, and telemetry functions via an on-bus SPA network.

RINCON RESEARCH SUPPORTS MISSIONS WITH MORE

THAN JUST HARDWARE. We provide mission planning and operation services. We also have unique IP for digital signal processing, including interference cancelation, high-rate modems, adaptive beamforming, geolocation, and space situational awareness.

ASTROSDR HAS A FLEXIBLE RF PATH, permitting installation of mission-specific filters at time of order to meet your mission's RF requirements.




ADDRESS 101 N. Wilmot Rd., Ste. 101 Tucson, Arizona 85711 ORDER LINE 520.519.3131 sales@rincon.com TECH SUPPORT 520.519.3132 tech-line@rincon.com

FAX | WEB 520.519.3120 www.rincon.com

ASTROSDR SDR AND DSP SYSTEM FOR SPACEFLIGHT

BLOCK DIAGRAM



SPECIFICATIONS

| | | | | 0 | INI | |
|----|---|---|---|---|-----|---|
| PR | U | U | ᄆ | 0 | ш | u |

System-on- X Chip d

Xilinx Zynq 7045 FPGA and

dual ARM SoC

Processor Dual-core ARM Cortex A9 with

NEON, up to 800 MHz $\,$

Memory 512 MByte DDR3 RAM (with

ECC)

Storage 2 GByte flash for radiation-

tolerant OS storage

FPGA Kintex-7 FPGA fabric: 350k

logic cells

900 DSP Slices

Memory 1 GByte DDR3 RAM (ECC

capable)

Storage 64 GByte eMMC flash on

daughter card, designed to support >80 MByte/s

RF

Tuning Range 70 MHz to 6 GHz

Dual RX (single RX LO) 3 input paths per RX. Locations for SMT filters, matching networks. Dual TX (single TX LO)

1 path per TX. Locations for matching networks on all RF paths.

ADC/DAC 12 bit

Resolution

Max Bandwidth 56 MHz single, 25 MHz

dual

(61.44 MSPS, 30.72

MSPS)

MECHANICAL

Dimensions 90 mm x 90 mm

(3.543" x 3.543")

Mass Approximately 95 grams

(without heatsink or daughter card)

Power CNGB compliant,

7 VDC to 13 VDC

Power Dissipation 4 W (no FPGA load, ARM

booted), 30 W (max)

DIGITAL INTERFACES

CAN Microcontroller connected and

bus powered

Remote on/off capable 9-pin nano-D connector (2x for pass-through)

Timing Signals FPGA connected

1 PPS, 10 MHz reference Serial timecode (DC-IRIG-B)

(MMCX)

Daughter Card 30 pins 1.8 V GPIO (includes

11 ADC channels)

24 pins 3.3 V GPIO

Samtec LSHM-130 60-pin strip, available for connections to custom board or cables

LVDS FPGA connected, 4-LVDS pairs

up to 200 MHz operation (or 8

GPIO)

9-pin nano-D connector

Space-Wire support coming

oon!

Development Interface

Interface

External watch dog timer input, Reset, JTAG, UART console

15-pin nano-D connector



ADDRESS 101 N. Wilmot Rd., Ste. 101 Tucson, Arizona 85711 ORDER LINE 520.519.3131 sales@rincon.com TECH SUPPORT 520.519.3132 tech-line@rincon.com FAX | WEB 520.519.3120 www.rincon.com