# New Approximate Multiplier for Low Power Digital Signal Processing

Farzad Farshchi, Muhammad Saeed Abrishami, and Sied Mehdi Fakhraie
School of Electrical and Computer Engineering
University of Tehran
Tehran, Iran
{f.farshchi, msabrishami, fakhraie}@ut.ac.ir

Abstract—In this paper a low power multiplier is proposed. The proposed multiplier utilizes Broken-Array Multiplier approximation method on the conventional modified Booth multiplier. This method reduces the total power consumption of multiplier up to 58% at the cost of a small decrease in output accuracy. The proposed multiplier is compared with other approximate multipliers in terms of power consumption and accuracy. Furthermore, to have a better evaluation of the proposed multiplier efficiency, it has been used in designing a 30-tap low-pass FIR filter and the power consumption and accuracy are compared with that of a filter with conventional booth multipliers. The simulation results show a 17.1% power reduction at the cost of only 0.4dB decrease in the output SNR.

Index Terms—Approximate computing, low power, DSP systems, FIR filter, inaccurate hardware units

#### I. Introduction

Power consumption is one of the most important characteristics of any electronic device especially for battery powered hand-held devices. A lot of efforts have been put into reducing power consumption of systems at different design levels.

One of the favorite techniques for power reduction is trading accuracy for power consumption. Different designs have been proposed in this regard. One of these approaches is using approximate computing in applications showing inherent error resilience. Some DSP, multimedia, fuzzy logic, neural networks, wireless communications, recognition, and data mining algorithms are examples of such applications [1], [2].

Approximation can be performed using different techniques such as allowing some timing violations (e.g., voltage overscaling or over-clocking) and function approximation techniques (e.g., modifying the Boolean function of a circuit) or a mixture [2]. Reference [1] proposed an approximate adder and an approximate multiplier based on a technique named Broken-Array Multiplier (BAM) and demonstrated their benefits in terms of delay and area when exploited to implement a face recognition neural network and defuzzification block of a fuzzy processor. In [3], another approximate multiplier was proposed. It consisted of some  $2 \times 2$  inaccurate building blocks and could save power between 31.8% and 45.4% over an accurate multiplier. The proposed multiplier was used to filter an image. The approximate filter saved power by 41.5% over an accurate one and achieved a Signal to Noise Ratio (SNR) of 20.4dB. Reference [4] designed an approximate

signed 32-bit multiplier for speculation purposes in pipelined processors. The multiplier is 20% faster, with a probability of error around 14%. In [5], Error Tolerant Multiplier (ETM) was introduced. It computed the approximate result by dividing multiplication into one accurate and one approximate part. Accuracy for various bit-width multipliers was reported. Power saving of more than 50% was reported for a 12-bit multiplier. The authors did not demonstrate any application for their design. The authors in [6] proposed the Error Tolerant Adder (ETA) by dividing the operation into precise and approximate parts and proposed a new circuit for the approximate part. They improved Power-Delay Product (PDP) more than 65% comparing to conventional adders. An FFT processor was implemented with ETA to compare the quality reduction of the output and results showed the output quality reduction. A quantitative criterion on the quality loss and power saving of the whole system was not reported. Three forms of approximate Full Adders (FAs) were introduced in [7]. These FAs were used to build adders of a DCT-IDCT processor in image compression applications. The proposed approximate blocks improved the power consumption of the system by about 50% while at the same time leaded to about 6dB Peak Signal to Noise Ratio (PSNR) reduction. In [8], a Java extension for a compiler was proposed to map some parts of a code to approximate hardware, so that less power is consumed. An approximate hardware architecture was also introduced. The authors in [9] introduced meta-functions that behave gracefully under voltage over scaling. These meta-functions construct the main parts of some multimedia, recognition, and data mining algorithms. Reference [2] proposed a methodology for modeling and analysis of circuits for approximate computing. This method can be used to analyze how an approximate circuit behaves with reference to an accurate implementation.

Most of the previous work utilized inefficient arithmetic units for applying their approximation techniques which obviously leads to inefficient approximate arithmetic units. In addition, multipliers have the greatest share of arithmetic unit power consumption in most DSP systems, but many of the previous works focused on the less power consuming units like adders neglecting the total system power reduction. In this paper, an approximate modified Booth multiplier is proposed. The approximation technique is based on BAM [1]. Due to better efficiency of modified Booth multiplier comparing to

other multipliers, it is expected that the approximate version is also more efficient comparing to other approximate multipliers. To examine the proposed multiplier, it is utilized in design of a low-pass 30-tap FIR filter. The results of implementation are compared with filters built out of accurate multipliers with different Word Lengths (WLs).

Rest of this paper is organized as follows. In Section II, the proposed Broken-Booth Multiplier is introduced and the output error is analyzed. Section III shows the synthesis and simulation results and compares the results with other multipliers. Section IV concludes this paper.

#### II. BROKEN-BOOTH MULTIPLIER

In this section we introduce the approximation algorithm and discuss the statistical parameters of the output error. The evaluation method of the proposed multiplier is also discussed in this section.

## A. Approximation Algorithm

Fig. 1 shows the dot diagram notation of the proposed approximate modified Booth signed multiplier [10]. Every row demonstrates one of the Partial Products (PPs) of the multiplication. In this approximation method, all the dot products positioned at the right hand side of the Vertical Breaking Level (VBL) are replaced by zero. In modified Booth algorithm, 2's complements of some of the PPs are required. This means, complementing the PP then adding one to it. In this figure, 'S' will be one if the 2's complement is required and otherwise it will be zero. According to this, two breaking algorithms are possible. Fig. 1 (a) shows the first possible method. In this method, which we will call it Broken-Booth Multiplier Type0 through the rest of this paper, the required PPs are complemented and added with one then breaking procedure is applied. Fig. 1 (b) shows the second possible method. We will call this method Broken-Booth Multiplier Type1 through the rest of this paper. In this method the required PPs are complemented but are not added with one at this stage. The breaking procedure is applied after this stage and then the result is added with one if that one is not replaced by zero during the breakage. In both methods after this stage the PPs are added according to their positions. Complementing a row needs an increment operation, therefore nullifying some sign bits Type1 results in less increment operations, thus more power saving. The weakness of this method is higher inaccuracy penalty in comparison with Type0.

# B. Statistical Parameters of the Output Error

The statistical parameters of the output error of the Broken-Booth Multiplier Type0 with WL of 12, are reflected in Table I for different VBLs. Throughout this paper we use the term error instead of output error. In this table, the error is calculated according to Eq. (1) and Mean Squared Error (MSE) to Eq. (2).

error = approximate output - accurate output (1)




Fig. 1. The Broken-Booth Multiplier Type0 (a) and Type1 (b) for WL=12 and VBL=7. Adopted from [10].

TABLE I MSE, Error Mean and Probability and Minimum Error of the Broken-Booth Multiplier Type0 with WL = 12.

	Error Mean	MSE	Error Prob.	Min-Error
VBL = 3	-3.50	$2.22 \times 10^{1}$	0.6875	$-1.10 \times 10^{1}$
VBL = 6	$-6.15 \times 10^{1}$	$5.05 \times 10^{3}$	0.9375	$-1.71 \times 10^2$
VBL = 9	$-7.89 \times 10^2$	$7.52 \times 10^{5}$	0.9893	$-2.22 \times 10^3$
VBL = 12	$-8.53 \times 10^3$	$8.33 \times 10^7$	0.9983	-2.32×10 <sup>4</sup>




Fig. 2. The percentage of error distribution of Broken-Booth Multiplier Type0 for WL=10 and VBL=9.

To obtain these parameters, the arithmetic behavior of the multiplier is modeled and in a simulation environment, all the possible input vectors are exhaustively applied to it. For example, error percentage distribution of the Broken-Booth multiplier with WL = 10 and VBL = 9 is shown in Fig. 2. It should be noticed that in this figure the error is normalized to  $2^{19}$  which is the maximum possible output of a  $10 \times 10$  signed multiplier.

In [11], in order to analyze the quantization error induced on the output of a DSP system, an analytic method is described. In this method the quantization error is assumed to be a white noise and as a result a power level is defined for it. We have evaluated the output error of our proposed multiplier and compare it to the previous work, based on this suggestion. Therefore, the most important parameter reported in Table I is MSE which is calculated using Eq (2).

$$MSE = \frac{1}{N} \sum_{i=0}^{N-1} error^{2}(i)$$
 (2)

In this equation, i is the representative of input vector number and N is the number of applied input vectors which is equal to  $2^{24}$  for a  $12 \times 12$  multiplier.

As seen in Table I, all the error parameters increase proportional to VBL. A similar trend exists for other word lengths.

#### C. Evaluation Method

To evaluate the proposed multiplier and also make an analogy between the previous designs and the proposed one, the hardware related parameters such as delay, area, and power consumption should be extracted. To do that, a parametric Verilog description of the design is developed. In this model, setting the VBL to 0 will result in an accurate version of the multiplier. Moreover, PPs are generated based on modified Booth algorithm and the summation of them is described at high level description and the details of implementation are left to synthesis tool. The design is synthesized in standard cells of 90nm CMOS technology using Synopsys Design Compiler. To calculate the power consumption of the synthesized circuit, the post-synthesis simulation is employed and a Value-Change-Dump (VCD) file is extracted. The extracted VCD file is fed into PrimeTime PX and the average total power - the sum of dynamic and leakage power - is reported.

#### III. SIMULATION RESULTS

In this section, first, a comparison between the hardware characteristics of the proposed multiplier and an accurate version is made. Next, the proposed multiplier is compared to the previous designs in the literature; finally, as an application an FIR filter is implemented once using an accurate multiplier and another time with the proposed approximate multiplier. To come up with an analogy, the output SNR and total power consumption of the filter for different cases are compared.

# A. Comparison with the Accurate Booth Multiplier

At the first step, an accurate  $16 \times 16$  Booth multiplier is obtained by setting the VBL to 0 in the developed Verilog model of Broken-Booth Multiplier. Next, the model is synthesized and the minimum possible delay  $(T_{min})$  is obtained. After that, both the approximate (Type0) and accurate models are synthesized with timing constraints of  $T_{min}$  and four different timing constraints more relaxed than  $T_{min}$ . It should be noticed that in the approximate model, the VBL parameter is set to 15, i.e. from 32 columns, 15 are nullified. Furthermore to compare the performance of the proposed multiplier and the accurate one, the proposed multiplier is synthesized again for minimum possible delay. The power consumption is calculated for both multipliers and reflected in Fig. 3 for each delay setting. The simulation is done on synthesized models of the




Fig. 3. Total power vs. delay for accurate and approximate multipliers with input  $W\!L=16$ .

multipliers and in this process the circuits are tested with  $5\times 10^5$  random input vectors. Since the input vectors are generated randomly, the rate of switching activity for internal nodes is relatively higher than applying a runtime workload. However, as the condition is the same for all models, the comparison between power consumptions remains valid.

It can be inferred from Fig. 3 that the power consumption of the Broken-Booth Multiplier is about half of the power consumption of the accurate one. The power consumption of both multipliers grows suddenly as the delay reaches its minimum value. The minimum possible delays for the accurate and Broken-Booth multipliers are 1.21ns and 1.13ns, respectively. Therefore, the Broken-Booth multiplier is 6.6% faster than the accurate one.

The Broken-Booth Multiplier is also compared to the accurate one in this way for different WLs and Tables II and III demonstrate the percent of power and area reduction of the Broken-Booth Multiplier respectively, comparing to the accurate multiplier. As shown in Table II, the power consumption of the Broken-Booth Multiplier is reduced by 28.4% to 58.6% and the area is reduced by 19.7% to 41.8%. As the multipliers hardware almost halved on average, it is expected that the area and power consumption reduce by this rate. For example, in the case WL = 12 and VBL = 11, 36 bits out of 77 are nullified which results in removing some parts of PP generators and PP adders, therefore we expect that area and power consumption almost reduce by 47% (36  $\div$  77). Moreover, as the power reduction is more than the area reduction and total capacitance is proportional to area, it is concluded that in Broken-Booth Multiplier the switching activities of the internal nodes are also reduced.

#### B. Comparison to Previous Designs

In order to compare the proposed multiplier with other approximate multipliers, two approximate multipliers presented in [1] and [3], are modeled, synthesized, and simulated in the same technology and compared to the proposed one in terms of Power-Delay Product (PDP) and MSE. The multiplier with lower PDP and error power is preferred. In [1], one of the proposed methods which is named Broken-Array Multiplier

	$1 \times T_{min}$	$1.25 \times T_{min}$	$1.5 \times T_{min}$	$1.75 \times T_{min}$	$2 \times T_{min}$	Mean
	(%)	(%)	(%)	(%)	(%)	(%)
WL=4,	18.2	35.8	33.9	27.6	24.7	28.0
VBL=3	10.2	33.6	33.9	27.0	24.7	26.0
WL=8,	44.8	47.7	58.0	64.2	66.9	56.3
VBL=7	44.0	47.7	36.0	04.2	00.9	30.3
WL=12,	52.7	52.2	60.0	57.3	70.9	58.6
VBL=11	32.1	32.2	00.0	37.3	70.5	36.0
WL=16,	3× I	52.8	53.2	59.0	64.0	57.4
VBL=15	50.1	32.6	33.2	37.0	04.0	37.4

TABLE III
PERCENTAGE OF AREA REDUCTION FOR VARIOUS WLS AND DELAY
CONSTRAINTS.

	$1 \times T_{min}$	$1.25 \times T_{min}$	$1.5 \times T_{min}$	$1.75 \times T_{min}$	$2 \times T_{min}$	Mean
	(%)	(%)	(%)	(%)	(%)	(%)
WL=4,	14.0	25.0	19.0	21.6	18.9	19.7
VBL=3	14.0	23.0	19.0	21.0	10.9	19.7
WL=8,	45.3	31.6	28.9	29.9	31.2	33.4
VBL=7	45.5	31.0	20.9	29.9	31.2	33.4
WL=12,	54.0	41.8	39.9	33.3	40.0	41.8
VBL=11	34.0	71.0	37.7	33.3	40.0	71.0
WL=16,	1 34 X	42.8	38.3	37.1	36.0	41.6
VBL=15	33.0	72.0	30.3	37.1	30.0	71.0

(BAM) is an unsigned approximate multiplier. In BAM, in addition to VBL, there is another parameter called Horizontal Breaking Level (HBL) for adjusting precision and hardware saving. In this comparison we set the HBL to 0 and only manipulate the VBL. It should be noticed that there is no difference between BAM and its signed counterpart, in terms of MSE. The multiplier presented in [3] is another unsigned approximate multiplier made up from basic blocks of  $2 \times 2$ approximate multipliers. In [3], there is no defined parameter to adjust the precision of multiplier. Hence, in our implementation, we modified the design and defined the K parameter as illustrated in Fig. 4. In this method, an imaginary vertical line is introduced between the PPs, and the blocks positioned entirely on the right hand side of this line are replaced by approximate blocks and K controls the position of this line. In fact, the K parameter acts so alike to VBL in our proposed method and enhances the versatility of the design in [3]. To compare the multipliers, the Verilog descriptions of both models are developed in a parametric manner.

To calculate the PDP over MSE, the following procedure is taken:

- Using the method introduced in Section II.A, the MSE of the multipliers is calculated over five different precision settings.
- 2) All multipliers with each precision setting are synthesized for minimum delay; the power consumption and PDP of each synthesis result is calculated afterwards.
- 3) The synthesis procedure is repeated once again with timing constraint of 1.75ns. In this step the PDP would




Fig. 4. The PP diagram of multiplier [3] with our added parameter K for WL = 6. Blocks in gray are approximate.




Fig. 6. Average PDP vs. MSE logarithm for studied multipliers.

be the product of calculated power consumption and 1.75ns.

4) The average PDP is calculated from the results of steps 2 and 3.

Fig. 5 shows the different PDPs as calculated in steps 2 through 4 over the MSE and adjusting parameter, corresponding to each of them. It shows that the variation of PDP over MSE is different for the steps 2 and 3.

In Fig. 6 the calculated average PDP of each multiplier is depicted over MSE in a single diagram. The multiplier in [3] has the best PDP at lower MSE but as the error power increases, it does not show any PDP improvement. The Broken-Booth Multipliers Type0 and Type1 have better PDP for high MSE values comparing to [3] and the PDP of them decreases almost steadily as the MSE grows. The reduction of PDP for Type0 is more graceful than Type1. The reason could be ability of synthesis tool to optimize the implied circuits in step 3.

### C. FIR Filter

The application we have used is a low-pass FIR filter which is introduced in [12]. Fig. 7 shows the block diagram of the testbed, frequency response of the filter  $H(\omega)$ , and test signals  $d_i(\omega)$ . The testbed is designed based on using the filter in a




Fig. 5. PDP vs. MSE logarithm for studied multipliers, Broken-Booth Multiplier Type0 (a), Type1 (b), BAM (c), and The multiplier in [3] (d).

**Desired Signal** 

real situation. The bandwidth and guard bandwidth of signals  $d_i[n]$  are  $0.25\pi$  and  $0.1\pi$ , respectively. The FIR filter input is the sum of signals  $d_i[n]$  in the presence of white Gaussian noise source with -30dB power spectral density,  $\eta[n]$ . The  $d_2[n]$  and  $d_3[n]$  signals are located on transition and stop bands respectively. The desired signal is  $d_1[n]$  which is located on pass band region. The SNR at the output and input of filter is defined as,  $\mathrm{SNR}_{out} = 10\log_{10}\frac{\sigma_{d_1}^2}{\sigma_{d_1-y}^2}$  and  $\mathrm{SNR}_{in} = 10\log_{10}\frac{\sigma_{d_1}^2}{\sigma_{d_1-x}^2}$ , respectively, where  $\sigma_{d_1-y}^2 = E[|d_1-y|^2]$  and  $\sigma_{d_1-x}^2 = E[|d_1-x|^2]$ .

A 30-tap order Parks-McClellan low-pass filter is modeled with double precision arithmetic. Simulation results show  $SNR_{out} = 25.7dB$  and  $SNR_{in} = -3.47dB$ . It means this filter increases  $SNR_{out}$  up to 29.1dB in comparison with  $SNR_{in}$ . Next, a fixed-point filter is modeled with variable WL. Fig. 8 (a) shows  $SNR_{out}$  for different WLs. Since Booth multipliers are optimum for even WLs, simulations are done based on even WLs. For the sake of efficient hardware implantation, the least possible WL should be chosen. Therefore, we choose WL = 16 and  $SNR_{out} = 25.4dB$ , as is implied from Fig. 8 (a) that lower WLs lead to significant  $SNR_{out}$  reduction.

Next, the Broken-Booth Multiplier Type0 is used as filter's multipliers. Fig. 8 (b) illustrates  $SNR_{out}$  for different VBLs. It is seen that increasing VBL, leads to steady  $SNR_{out}$  reduction. The desired operating point is defined by VBL = 13 and





Fig. 7. Testbed for simulating the FIR filter (a) frequency response of the filter and input signals (b) [12].

SNR<sub>out</sub> = 25dB for realization of the filter using Broken-






Fig. 8. SNR<sub>out</sub> vs. WL (a) SNR<sub>out</sub> vs. VBL (b).

TABLE IV
SYNTHESIS RESULTS, QUAP OF FIR FILTER FOR 3 DIFFERENT
IMPLEMETED CASES. POWER REDUCTION IS MEASURED WITH RESPECT
TO CASE 1.

Case	$SNR_{out}$	Clock	Area	Power	Power	QUAP
Case	(dB)	Period (ns)	$(\mu m^2)$	(mW)	Reduction (%)	$\div 10^4$
WL = 16,	25.35	4.78	$1.22 \times 10^{5}$	3.63	N.A.	N.A.
VBL = 0	25.55	4.76	1.22 × 10	3.03	N.A.	IV.A.
WL = 16,	25.0	4.78	$1.07 \times 10^{5}$	3.01	17.1	13.1
VBL = 13	23.0	4.76	1.07 × 10	3.01	17.1	13.1
WL = 14,	23.1	4.78	$1.13 \times 10^{5}$	2.91	19.8	7.73
VBL = 0	23.1	4.76	1.13 × 10	2.91	19.0	1.13

Booth Multiplier, as higher VBL values leads to significant  $SNR_{out}$  reduction. In order to demonstrate hardware reduction, the filter is modeled in Verilog with parametric WL and VBL. The model is synthesized for 3 cases:

- 1) WL = 16, VBL = 0,
- 2) WL = 16, VBL = 13,
- 3) WL = 14, VBL = 0.

The case 3 is considered to evaluate further WL reduction effects on filter hardware and comparing with using Broken-Booth Multiplier at higher WL. Synthesis results, power consumption, and  $SNR_{out}$  are reported in Table IV. The value of QUAP in this table is introduced in [7] and defined as:

$$QUAP = \\ QUality \times Area\ savings\ (\%) \times Power\ savings\ (\%) \quad (3) \\$$
 The quality is assumed to be  $(SNR_{out})^2$ , as did the reference

[7]. Since in Eq. 3, power saving and area saving are both variables that related to hardware characteristics,  $SNR_{out}$  should increase by the power of 2, to give an equal weight to quality. As seen in Table IV, the implementation which utilizes Broken-Booth Multiplier reduces power consumption by 17.1% at the cost of 0.4dB SNR reduction and comparing to case number 3, it improves QUAP by 70%.

# IV. CONCLUSION

In this paper an approximate signed Booth multiplier is proposed which saves power consumption form 28% to 58.6% and area from 19.7% to 41.8% for different word lengths in comparison to a regular Booth multiplier. The Mean Squared Error (MSE) introduced by this approximate multiplier varies with word length and approximation level, from 0.25 to  $8.33\times10^7$ . To compare the proposed approximate multiplier with two previous works in the literature, Verilog models were prepared and synthesized and then compared using the average power-delay product and MSE criteria. The proposed multiplier shows a reasonable and acceptable performance. To demonstrate an application for the proposed multiplier, an FIR filter was implemented once utilizing accurate multiplier and again using the proposed multiplier. A previously introduced figure of merit (FOM) was used to compare the performance of these versions of the filter implementation. The filter which is using our multiplier has the best FOM.

#### REFERENCES

- H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, "Bio-inspired imprecise computational blocks for efficient vlsi implementation of softcomputing applications," *IEEE Trans. Circuits Syst. I*, vol. 57, no. 4, pp. 850–862, 2010.
- [2] R. Venkatesan, A. Agarwal, K. Roy, and A. Raghunathan, "MACACO: Modeling and analysis of circuits for approximate computing," in *Proc. CAD*, 2011, pp. 667–673.
- [3] P. Kulkarni, P. Gupta, and M. Ercegovac, "Trading accuracy for power with an underdesigned multiplier architecture," in *Proc. VLSI Design*, 2011, pp. 346–351.
- [4] D. R. Kelly, B. J. Phillips, and S. F. K. Al-Sarawi, "Approximate signed binary integer multipliers for arithmetic data value speculation," in *Proc. DASIP*, 2009, pp. 97–104.
- [5] K. Khaing Yin, G. Wang Ling, and Y. Kiat Seng, "Low-power high-speed multiplier for error-tolerant application," in *Proc. EDSSC*, 2010, pp. 1–4.
- [6] Z. Ning, G. Wang Ling, Z. Weija, Y. Kiat Seng, and K. Zhi Hui, "Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing," *IEEE Trans. VLSI Syst.*, vol. 18, no. 8, pp. 1225–1229, 2010.
- [7] V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, and K. Roy, "IMPACT: Imprecise adders for low-power approximate computing," in *Proc. ISLPED*, 2011, pp. 409–414.
- [8] A. Sampson, W. Dietl, E. Fotuna, D. Gnanapragasam, L. Ceze, and D. Grossman, "EnerJ: Approximate data types for safe and general lowpower computation," in *Proc. PLDI*, 2011, pp. 164–174.
- [9] D. Mohapatra, V. K. Chippa, A. Raghunathan, and K. Roy, "Design of voltage-scalable meta-functions for approximate computing," in *Proc. DATE*, 2011, pp. 1–6.
- [10] N. H. E. Weste and D. M. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th ed. Boston, MA: Pearson Education, 2011.
- [11] A. V. Oppenheim, R. W. Schafer, and J. R. Buck, Discrete-Time Signal Processing. Upper Saddle River: Prentice Hall, 1999.
- [12] B. Shim and N. R. Shanbhag, "Energy-efficient soft error-tolerant digital signal processing," *IEEE Trans. VLSI Syst.*, vol. 14, no. 4, pp. 336–348, 2006.