

2K x 8 Static RAM

Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
 - 20 ns
- Low active power
 - 550 mW
- Low standby power
 - -110 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

Functional Description


The CY6116A and CY6117A are high-performance CMOS static RAMs organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ($\overline{\text{CE}}$) and active LOW output enable ($\overline{\text{OE}}$), and three-state drivers. The CY6116A and CY6117A have an automatic power-down feature, reducing the power consumption by 83% when deselected.

Writing to the device is accomplished when the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW. Data on the I/O pins (I/O₀ through I/O₇) is written into the memory location specified on the address pins $(A_0 \text{ through } A_{10})$.

Reading the device is accomplished by taking chip enable (CE) and output enable (OE) LOW while write enable (WE) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the I/O pins.

The I/O pins remain in high-impedance state when chip enable ($\overline{\text{CE}}$) is HIGH or write enable ($\overline{\text{WE}}$) is LOW.

The CY6116A and CY6117A utilize a die coat to insure alpha immunity.



Selection Guide

		6116A-20 6117A-20	6116A-25 6117A-25	6116A-35 6117A-35	6116A-45 6117A-45	6116A-55 6117A-55
Maximum Access Time (ns)		20	25	35	45	55
Maximum Operating	Commercial	100	100	100	100	80
Current (mA)	Military		125	100	100	100
Maximum Standby	Commercial	40/20	20	20	20	20
Current (mA)	Military		40	20	20	20



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65 °C to +150 °C

Ambient Temperature with

Power Applied -55 °C to +125 °C

DC Voltage Applied to Outputs

Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature	$ m v_{cc}$
Commercial	0°C to +70°C	5V ± 10%
Military ^[1]	−55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range [2]

						A-20 A-20		25, 35, 45 25, 35, 45		A-55 A-55	
Parameter	Description	Test Cond	litions	}	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} =	= -4.0) mA	2.4		2.4		2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} =$	8.0 n	ıΑ		0.4		0.4		0.4	V
V_{IH}	Input HIGH Voltage				2.2	V_{CC}	2.2	V_{CC}	2.2	V_{CC}	V
$V_{\rm IL}$	Input LOW Voltage [3]				-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-10	+10	-10	+10	-10	+10	μΑ	
I_{OZ}	Output Leakage Current	$\begin{array}{l} \text{GND} \leq V_{I} \leq V_{CC}, \\ \text{Output Disabled} \end{array}$		-10	+10	-10	+10	-10	+10	μΑ	
I _{OS}	Output Short Circuit Current [4]	$V_{CC} = Max., V_{OUT} = GND$			-300		-300		-300	mA	
I_{CC}	V _{CC} Operating	$V_{CC} = Max.$	Com	"1		100		100		80	mA
	Supply Current	$I_{OUT} = 0 \text{ mA}$ $f = f_{MAX} = 1/t_{RC}$	Mil	25				125		100	
		$I = I_{MAX} = I/I_{RC}$		35, 45				100			
I _{SB1}	Automatic CE	Max. V _{CC} ,	Com	.'1		40		20		20	mA
	Power-Down Current — TTL Inputs	$ \frac{\overline{CE} \ge V_{IH}}{f = f_{MAX}} $	Mil	25				40		20	
	1 12 inputs	$I - I_{MAX}$		35, 45, 55				20	1		
I _{SB2}	Automatic CE Power-Down Current - CMOS Inputs	$\begin{array}{l} \text{Max. V}_{\text{CC}}, \\ \overline{\text{CE}} \geq \text{V}_{\text{IH}} - 0.3\text{V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V} \end{array}$	Com	.'1		20		20		20	mA
		or $V_{IN} \le 0.3V$, $f = 0$	Mil					20		20	

Capacitance^[5]


Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C_{OUT}	Output Capacitance	$V_{\rm CC} = 5.0 V$	10	pF

Notes:

- 1. T_A is the "instant on" case temperature.
- 2. See the last page of this specification for Group A subgroup testing information.
- 3. V_{IL} (min.) = -3.0V for pulse durations less than 30 ns.
- 4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 5. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

OUTPUT • 167Ω 1.73V

Switching Characteristics Over the Operating Range [2, 6]

			A-20 A-20		A-25 A-25		A-35 A-35		A-45 A-45		A-55 A-55	
Parameter	Description	Min.	Max.	Unit								
READ CYC	LE											
t_{RC}	Read Cycle Time	20		25		35		45		55		ns
t_{AA}	Address to Data Valid		20		25		35		45		55	ns
t _{OHA}	Data Hold from Address Change	5		5		5		5		5		ns
t _{ACE}	CE LOW to Data Valid		20		25		35		45		55	ns
$t_{ m DOE}$	OE LOW to Data Valid		10		12		15		20		25	ns
t _{LZOE}	OE LOW to Low Z	3		3		3		3		3		ns
t _{HZOE}	OE HIGH to High Z ^[7]		8		10		12		15		20	ns
t _{LZCE}	CE LOW to Low Z ^[8]	5		5		5		5		5		ns
t _{HZCE}	CE HIGH to High Z ^[7, 8]		8		10		15		15		20	ns
t _{PU}	CE LOW to Power-Up	0		0		0		0		0		ns
t _{PD}	CE HIGH to Power-Down		20		20		20		25		25	ns
WRITE CY	CLE ^[9]	•	•		•	•	•	•	•	•		1
t _{WC}	Write Cycle Time	20		20		25		40		50		ns
t _{SCE}	CE LOW to Write End	15		20		25		30		40		ns
t _{AW}	Address Set-Up to Write End	15		20		25		30		40		ns
t _{HA}	Address Hold from Write End	0		0		0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		0		0		ns
t _{PWE}	WE Pulse Width	15		15		20		20		25		ns
t _{SD}	Data Set-Up to Write End	10		10		15		15		25		ns
t _{HD}	Data Hold from Write End	0		0		0		0		0		ns
t _{HZWE}	WE LOW to High Z		7		7		10		15		20	ns
t _{LZWE}	WE HIGH to Low Z	5		5		5		5		5		ns


Notes

- 6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified $I_{\rm OL}/I_{\rm OH}$ and 30-pF load capacitance.
- t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with C_L = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady state voltage.
- 8. At any given temperature and voltage condition, t $_{\mbox{HZCE}}$ is less than $t_{\mbox{LZCE}}$ for any given device.
- . The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.



Switching Waveforms

Read Cycle No. $1^{[10, 11]}$




6116A-7

6116A-8

Read Cycle No. 2 [10, 12] CE - t_{ACE} OE t_{HZOE} t_{DOE} t_{HZCE} t_{LZOE} HIGH IMPEDANCE HIGH IMPEDANCE DATA OUT DATA VALID t_{LZCE} t_{PD} V_{CC} SUPPLY ICC 50% **CURRENT** - ISB

Write Cycle No. 1 (WE Controlled) [9, 13]




Notes:

- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected. \overline{OE} , \overline{CE} = V_{IL} .
- 12. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.
- 13. Data I/O pins enter high-impedance state, as shown, when \overline{OE}^- is held LOW during write.




Switching Waveforms (continued)



Note:


14. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high-impedance state.


Typical DC and AC Characteristics






Typical DC and AC Characteristics (continued)







Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY6116A-20PC	P11	28-Lead (300-Mil) Molded DIP	Commercial
25	CY6116A-25PC	P11	28-Lead (300-Mil) Molded DIP	Commercial
	CY6116A-25DMB	D12	24-Lead (600-Mil) CerDIP	Military
	CY6116A-25LMB	L64	28-Square Leadless Chip Carrier	
35	CY6116A-35PC	P11	28-Lead (300-Mil) Molded DIP	Commercial
	CY6116A-35DMB	D12	24-Lead (600-Mil) CerDIP	Military
	CY6116A-35LMB	L64	28-Square Leadless Chip Carrier	
45	CY6116A-45PC	P11	28-Lead (300-Mil) Molded DIP	Commercial
	CY6116A-45DMB	D12	24-Lead (600-Mil) CerDIP	Military
	CY6116A-45LMB	L64	28-Square Leadless Chip Carrier	
55	CY6116A-55PC	P11	28-Lead (300-Mil) Molded DIP	Commercial
	CY6116A-55DMB	D12	24-Lead (600-Mil) CerDIP	Military
	CY6116A-55LMB	L64	28-Square Leadless Chip Carrier	

Speed (ns)	Ordering Code	Package Name Package Type		Operating Range
35	CY6117A-35LMB	L55	32-Pin Rectangular Leadless Chip Carrier	Military
45	CY6117A-45LMB	L55	32-Pin Rectangular Leadless Chip Carrier	Military
55	CY6117A-55LMB	L55	32-Pin Rectangular Leadless Chip Carrier	Military



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V_{OH}	1, 2, 3
$V_{ m OL}$	1, 2, 3
V_{IH}	1, 2, 3
V _{IL} Max.	1, 2, 3
I_{IX}	1, 2, 3
I_{OZ}	1, 2, 3
I_{CC}	1, 2, 3
I_{SB}	1, 2, 3

Switching Characteristics


Parameter	Subgroups
READ CYCLE	
t _{RC}	7, 8, 9, 10, 11
t_{AA}	7, 8, 9, 10, 11
t _{OHA}	7, 8, 9, 10, 11
t _{ACE}	7, 8, 9, 10, 11
t _{DOE}	7, 8, 9, 10, 11
WRITE CYCLE	
$t_{ m WC}$	7, 8, 9, 10, 11
t _{SCE}	7, 8, 9, 10, 11
t_{AW}	7, 8, 9, 10, 11
t _{HA}	7, 8, 9, 10, 11
t_{SA}	7, 8, 9, 10, 11
$t_{ m PWE}$	7, 8, 9, 10, 11
t _{SD}	7, 8, 9, 10, 11
t _{HD}	7, 8, 9, 10, 11

Document #: 38-00105-B




Package Diagrams


24-Lead (600-Mil) CerDIP D12 MIL-STD-1835 D-3 Config. A



32-Pin Rectangular Leadless Chip Carrier L55MIL-STD-1835 C-12




28-Square Leadless Chip Carrier L64MIL-STD-1835 C-4





Package Diagrams (continued)

24-Lead (600-Mil) Molded DIP P11



[©] Cypress Semiconductor Corporation, 1992. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation nassumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under pa ductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reason injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.