

five/B2_ED · same native gates and physical mapping
Original: simultaneous terminal readout
p3 | S3
p2 | D4
p4 | D2
p16 | D3
p1 | S2
p5 | D1
p23 | S1
p0 | S0
p6 | D0
0.00
1.73
3.47
5.20
6.93
8.66
10.40
Time (µs)
Early ancilla readout; gates delayed subject to those readout deadlines
p3 | S3
p2 | D4
p4 | D2
p16 | D3
p1 | S2
p5 | D1
p23 | S1
p0 | S0
p6 | D0
0.00
1.73
3.47
5.20
6.93
8.66
10.40
Time (µs)
Native 1q gate
CZ gate
Idle
Ancilla readout
Physical-qubit labels; D/S are data/syndrome roles at output. Qiskit instruction timelines, not analog pulses.
Overlap assumes independent readout. Post-readout ancilla idles cannot alter stored syndrome bits.