

five/B2_BK — original Aachen schedule
Preparation + syndrome-mapping gates
3.640 µs
Syndrome readout / data idle
2.584 µs
p3 | S3
p2 | D4
p4 | D2
p16 | D3
p1 | S0
p5 | D1
p23 | S1
p0 | S2
p6 | D0
0.00
1.04
2.07
3.11
4.15
5.19
6.22
Time from circuit start (µs)
Native 1q gate
CZ gate
Delay (T1/T2 relaxation)
Ancilla readout
Physical-wire labels; D/S denote data/syndrome roles at OUTPUT (routing moves states). Virtual Rz: zero duration, hidden.
Exact saved noisy-run circuit; instruction start times reconstructed without changing gates or delays. No analog waveforms available.