

five/B2_BK — stage timing diagnostic
P
S0
1.236 µs
S1
1.436 µs
S2
1.836 µs
S3
1.236 µs
Syndrome readout / data idle
2.584 µs
p3 | S3
p2 | D4
p4 | S2
p16 | D3
p1 | D2
p5 | D1
p23 | S1
p0 | S0
p6 | D0
0.00
1.40
2.80
4.20
5.59
6.99
8.39
Time from circuit start (µs)
Native 1q gate
CZ gate
Delay (T1/T2 relaxation)
Ancilla readout
Physical-wire labels; D/S denote data/syndrome roles at OUTPUT (routing moves states). Virtual Rz: zero duration, hidden.
P = preparation. Extra stage barriers change compilation; this is a timing diagnostic, not the reported noisy run.