

five/B2_ED — stage timing diagnostic
P
3.068 µs
S0
1.536 µs
S1
1.368 µs
S2
1.468 µs
S3
1.836 µs
Syndrome readout / data idle
2.584 µs
p3 | D2
p2 | S3
p4 | D3
p16 | D0
p1 | D4
p5 | D1
p23 | S0
p0 | S2
p6 | S1
0.00
1.98
3.95
5.93
7.91
9.88
11.86
Time from circuit start (µs)
Native 1q gate
CZ gate
Delay (T1/T2 relaxation)
Ancilla readout
Physical-wire labels; D/S denote data/syndrome roles at OUTPUT (routing moves states). Virtual Rz: zero duration, hidden.
P = preparation. Extra stage barriers change compilation; this is a timing diagnostic, not the reported noisy run.