
four/B2_ED — original Aachen schedule
Preparation + syndrome-mapping gates
2.840 µs
Syndrome readout / data idle
2.584 µs
p3 | D1
p2 | D2
p4 | S1
p16 | D3
p1 | S0
p5 | D0
p23 | S2
p0 | spare
p6 | spare
0.00
0.90
1.81
2.71
3.62
4.52
5.42
Time from circuit start (µs)
Native 1q gate
CZ gate
Delay (T1/T2 relaxation)
Ancilla readout
Physical-wire labels; D/S denote data/syndrome roles at OUTPUT (routing moves states). Virtual Rz: zero duration, hidden.
Exact saved noisy-run circuit; instruction start times reconstructed without changing gates or delays. No analog waveforms available.