
four/B2_ED — stage timing diagnostic
P
0.668 µs
S0
1.536 µs
S1
0.800 µs
S2
Syndrome readout / data idle
2.584 µs
p3 | D3
p2 | D1
p4 | S1
p16 | S2
p1 | S0
p5 | D0
p23 | D2
p0 | spare
p6 | spare
0.00
1.01
2.03
3.04
4.06
5.07
6.09
Time from circuit start (µs)
Native 1q gate
CZ gate
Delay (T1/T2 relaxation)
Ancilla readout
Physical-wire labels; D/S denote data/syndrome roles at OUTPUT (routing moves states). Virtual Rz: zero duration, hidden.
P = preparation. Extra stage barriers change compilation; this is a timing diagnostic, not the reported noisy run.