



65 x 132 Dot Matrix LCD Controller/Driver

FEATURES

- Directly display RAM data through Display Data RAM.
- RAM capacity: 65 x 132 = 8580 bits
- Display duty selectable by select pin

1/65 duty: 65 common x 132 segment

1/49 duty: 49 common x 132 segment

1/33 duty: 33 common x 132 segment

1/55 duty: 55 common x 132 segment

1/53 duty: 53 common x 132 segment

- High-speed 8-bit MPU interface: ST7565P can be connected directly to both the 80x86 series MPUs and the 6800 series MPUs. Serial interface (SPI-4) is also supported.
- Abundant command functions:
 Display data Read/Write, display ON/OFF, Normal/
 Reverse display mode, page address set, display start
 line set, column address set, status read, display all
 points ON/OFF, LCD bias set, electronic volume,
 read/modify/write, segment driver direction selects,
 power saver, static indicator, common output status
 select, V0 voltage regulator internal resistor ratio set.
- Static drive circuit equipped internally for indicators.
 (1 system, with variable flashing speed.)
- Low-power liquid crystal display power supply circuit equipped internally.
- Booster circuit has boost ratios of 2X/3X/4X/5X/6X.
 The step-up voltage reference uses external power.

- High-accuracy voltage adjustment circuit (Thermal gradient −0.05%/℃) V0 voltage regulator resistors equipped internally, V1 to V_{SS} voltage divider resistors equipped internally, electronic volume function equipped internally, voltage follower.
- Embedded R-C oscillator circuit.
 The external clock is also supported.
- Extremely low power consumption Operating power when the built-in power supply is used (an example) 60uA (V_{DD} V_{SS} = V_{DD2} V_{SS} = 3.0 V, Quad voltage, V0 V_{SS} = 11.0 V).
 Conditions: When displays pattern OFF and the normal mode is selected.
- Power supply operate on the low 1.8 voltage Logic power supply: V_{DD} - V_{SS} = 1.8V to 3.3V
- Boost reference voltage: V_{DD2} V_{SS} = 2.4V to 3.3V Booster voltage maximum limitation: V_{OUT} = 13.5V
- Liquid crystal drive power supply:
 V0 V_{SS} = 3.0V to 12.0 V
- Wide range of operating temperatures: -30 to 85℃
- CMOS process.
- Package type: Bare chip and TCP.
- ST7565P is not designed for resistance to light or resistance to radiation.

GENERAL DESCRIPTION

The ST7565P is a single-chip dot matrix LCD driver that can be connected directly to a microprocessor bus. 8-bit parallel or serial display data sent from the microprocessor is stored in the internal display data RAM and the chip generates a LCD drive signal independent of the microprocessor. Because the chips in the ST7565P contain 65x132 bits of display data RAM and there is a 1-to-1 correspondence between the LCD panel pixels and the internal RAM bits, these chips enable displays with a high degree of freedom. The ST7565P chips contain 65 common output circuits and 132 segment output circuits, so that a single chip can drive a 65x132 dot display (capable of displaying 8 columnsx4 rows

of a 16x16 dot kanji font).

Moreover, the capacity of the display can be extended through the use of master/slave structures between chips. The chips are able to minimize power consumption because no external operating clock is necessary for the display data RAM read/write operation. Furthermore, because each chip is equipped internally with a low-power LCD driver power supply, resistors for LCD driver power voltage adjustment and a display clock CR oscillator circuit, the ST7565P can be used to create the lowest power display system with the fewest components for high-performance portable devices.

| PART NO. | VRS temperature gradient | VRS range |
|----------|--------------------------|------------------|
| ST7565P | -0.05%/℃ | $2.1V \pm 0.03V$ |

ST7565P Pad Arrangement(COG)

Chip Size: 9,336 μ m x 1,000 μ m


Bump Pitch: $58 \mu \text{ m(Min.)}$

Bump Size: PAD No. 001 \sim 012 40 μ m x 90 μ m

PAD No. 013 \sim 102 56 μ m x 60 μ m PAD No. 103 \sim 114 40 μ m x 90 μ m PAD No. 115 102 μ m x 37.5 μ m PAD No. 116 \sim 128 90 μ m x 40 μ m PAD No. 129 \sim 276 40 μ m x 90 μ m PAD No. 277 \sim 289 90 μ m x 40 μ m

PAD No. 290 102μ m x 37.5 μ m

Bump Height: 17μ m Chip Thickness: 635μ m



Pad Center Coordinates (1/65 Duty)

| PAD No. | PIN Name | Х | Y |
|------------|----------|------|-----|
| 1 | COM[53] | 4241 | 374 |
| 2 | COM[54] | 4183 | 374 |
| 3 | COM[55] | 4125 | 374 |
| 4 | COM[56] | 4067 | 374 |
| 5 | COM[57] | 4009 | 374 |
| 6 | COM[58] | 3951 | 374 |
| 7 | COM[59] | 3893 | 374 |
| 8 | COM[60] | 3835 | 374 |
| 9 | COM[61] | 3777 | 374 |
| 10 | COM[62] | 3719 | 374 |
| 11 | COM[63] | 3661 | 374 |
| 12 | COMS1 | 3603 | 374 |
| 13 | FRS | 3443 | 389 |
| 14 | FR | 3369 | 389 |
| 15 | CL | 3295 | 389 |
| 16 | /DOF | 3221 | 389 |
| 17 | VSS | 3147 | 389 |
| 18 | /CS1 | 3073 | 389 |
| 19 | CS2 | 2999 | 389 |
| 20 | VDD | 2925 | 389 |
| 21 | /RES | 2851 | 389 |
| 22 | A0 | 2777 | 389 |
| 23 | VSS | 2703 | 389 |
| 24 | /WR(R/W) | 2629 | 389 |
| 25 | /RD(E) | 2555 | 389 |
| 26 | VDD | 2481 | 389 |
| 27 | D0 | 2407 | 389 |
| 28 | D1 | 2333 | 389 |
| 29 | D2 | 2259 | 389 |
| 30 | D3 | 2185 | 389 |
| 31 | D4 | 2111 | 389 |
| 32 | D5 | 2037 | 389 |
| 33 | D6 | 1963 | 389 |
| 34 | D7 | 1889 | 389 |
| 35 | VDD | 1815 | 389 |
| 36 | VDD2 | 1741 | 389 |
| 37 | VDD2 | 1667 | 389 |
| 38 | VSS | 1593 | 389 |
| 39 | VSS | 1519 | 389 |
| 40 | VSS | 1445 | 389 |
| 41 | VSS | 1371 | 389 |
| 42 | VOUT | 1297 | 389 |
| 43 | VOUT | 1223 | 389 |
| 44 | CAP5P | 1149 | 389 |
| 45 | CAP5P | 1075 | 389 |
| 46 | CAP1N | 1001 | 389 |
| 47 | CAP1N | 927 | 389 |

| PAD No. | PIN Name | Х | Y |
|------------|----------|-------|-----|
| 48 | CAP3P | 853 | 389 |
| 49 | CAP3P | 779 | 389 |
| 50 | CAP1N | 705 | 389 |
| 51 | CAP1N | 631 | 389 |
| 52 | CAP1P | 557 | 389 |
| 53 | CAP1P | 483 | 389 |
| 54 | CAP2P | 409 | 389 |
| 55 | CAP2P | 335 | 389 |
| 56 | CAP2N | 261 | 389 |
| 57 | CAP2N | 187 | 389 |
| 58 | CAP4P | 113 | 389 |
| 59 | CAP4P | 39 | 389 |
| 60 | VSS | -35 | 389 |
| 61 | VSS | -109 | 389 |
| 62 | VRS | -183 | 389 |
| 63 | VRS | -257 | 389 |
| 64 | VDD2 | -331 | 389 |
| 65 | VDD | -405 | 389 |
| 66 | V4 | -479 | 389 |
| 67 | V4 | -553 | 389 |
| 68 | V3 | -627 | 389 |
| 69 | V3 | -701 | 389 |
| 70 | V2 | -775 | 389 |
| 71 | V2 | -849 | 389 |
| 72 | V1 | -923 | 389 |
| 73 | V1 | -997 | 389 |
| 74 | V0 | -1071 | 389 |
| 75 | V0 | -1145 | 389 |
| 76 | VR | -1219 | 389 |
| 77 | VR | -1293 | 389 |
| 78 | VDD | -1367 | 389 |
| 79 | VDD2 | -1441 | 389 |
| 80 | TEST0 | -1515 | 389 |
| 81 | TEST1 | -1589 | 389 |
| 82 | TEST2 | -1663 | 389 |
| 83 | TEST3 | -1737 | 389 |
| 84 | TEST4 | -1811 | 389 |
| 85 | TEST5 | -1885 | 389 |
| 86 | VDD | -1959 | 389 |
| 87 | M/S | -2033 | 389 |
| 88 | CLS | -2107 | 389 |
| 89 | VSS | -2181 | 389 |
| 90 | C86 | -2255 | 389 |
| 91 | P/S | -2329 | 389 |
| 92 | VDD | -2403 | 389 |
| 93 | /HPM | -2477 | 389 |
| 94 | VSS | -2551 | 389 |

Units: μ m

| <u>311</u> | /303P | | |
|------------|------------------|----------------|------|
| PAD No. | PIN Name | × | Υ |
| 95 | IRS | -2625 | 389 |
| 96 | VDD | -2699 | 389 |
| 97 | SEL1 | -2773 | 389 |
| 98 | VSS | -2847 | 389 |
| 99 | SEL2 | -2921 | 389 |
| 100 | VDD | -2995 | 389 |
| 101 | SEL3 | -3069 | 389 |
| 102 | VSS | -3143 | 389 |
| 103 | COM[31] | -3606 | 374 |
| 104 | COM[30] | -3664 | 374 |
| 105 | COM[29] | -3722 | 374 |
| 106 | COM[28] | -3780 | 374 |
| 107 | COM[27] | -3838 | 374 |
| 108 | COM[26] | -3896 | 374 |
| 109 | COM[25] | -3954 | 374 |
| 110 | COM[24] | -4012 | 374 |
| 111 | COM[23] | -4070 | 374 |
| 112 | COM[22] | -4128 | 374 |
| 113 | COM[21] | -4186 | 374 |
| 114 | COM[20] | -4244 | 374 |
| 115 | (NC) | -4542 | 404 |
| 116 | COM[19] | -4542 | 351 |
| 117 | COM[18] | -4542 | 293 |
| 118 | COM[17] | -4542 | 235 |
| 119 | COM[16] | -4542 | 177 |
| 120 | COM[15] | -4542 | 119 |
| 121 | COM[14] | -4542 | 61 |
| 122 | COM[13] | -4542 | 3 |
| 123 | COM[12] | -4542 | -55 |
| 124 | COM[11] | -4542 | -113 |
| 125 | COM[10] | -4542 | -171 |
| 126 | COM[9] | -4542 | -229 |
| 127 | COM[8] | -4542 | -287 |
| 128 | COM[7] | -4542 | -345 |
| 129 | COM[6] | -4267 | -374 |
| 130 | COM[5] | -4209 | -374 |
| 131 | COM[4] | -4151 | -374 |
| 132 | COM[3] | -4093 | -374 |
| 133 | COM[2] | -4035 | -374 |
| 134 | COM[1] | -3977 | -374 |
| 135 | COM[0] | -3919 | -374 |
| 136 | COMS2 | -3861 | -374 |
| 137 | SEG[0] | -3803 | -374 |
| 138 | SEG[0] | -3745 | -374 |
| 139 | SEG[1] | -3687 | -374 |
| 140 | SEG[2] | -3629 | -374 |
| 141 | SEG[3] | -3571 | -374 |
| 141 | SEG[4] SEG[5] | -3513 | -374 |
| 142 | | | -374 |
| 143 | SEG[6] | -3455 -3397 | -374 |
| | SEG[7] | | -374 |
| 145 | SEG[8] | -3339 | -374 |
| 146 | SEG[9] | -3281 | -3/4 |

| PAD No. | PIN Name | Х | Υ |
|------------|--------------------|---------------|--------------|
| 147 | SEG[10] | -3223 | -374 |
| 148 | SEG[11] | -3165 | -374 |
| 149 | SEG[12] | -3107 | -374 |
| 150 | SEG[13] | -3049 | -374 |
| 151 | SEG[14] | -2991 | -374 |
| 152 | SEG[15] | -2933 | -374 |
| 153 | SEG[16] | -2875 | -374 |
| 154 | SEG[17] | -2817 | -374 |
| 155 | SEG[18] | -2759 | -374 |
| 156 | SEG[19] | -2701 | -374 |
| 157 | SEG[20] | -2643 | -374 |
| 158 | SEG[21] | -2585 | -374 |
| 159 | SEG[22] | -2527 | -374 |
| 160 | SEG[23] | -2469 | -374 |
| 161 | SEG[24] | -2411 | -374 |
| 162 | SEG[25] | -2353 | -374 |
| 163 | SEG[26] | -2295 | -374 |
| 164 | SEG[27] | -2237 | -374 |
| 165 | SEG[28] | -2179 | -374 |
| 166 | SEG[29] | -2121 | -374 |
| 167 | SEG[30] | -2063 | -374 |
| 168 | SEG[31] | -2005 | -374 |
| 169 | SEG[32] | -1947 | -374 |
| 170 | SEG[33] | -1889 | -374 |
| 171 | SEG[34] | -1831 | -374 |
| 172 | SEG[35] | -1773 | -374 |
| 173 | SEG[36] | -1715 | -374 |
| 174 | SEG[37] | -1657 | -374 |
| 175 | SEG[38] | -1599 | -374 |
| 176 | SEG[39] | -1541 | -374 |
| 177 | SEG[40] | -1483 | -374 |
| 178 | SEG[40] | -1425 | -374 |
| 179 | SEG[41] | -1423 | -374 |
| | | | -374 |
| 180 | SEG[43] | -1309 | -374 |
| 181 | SEG[44] SEG[45] | -1251 | -374 |
| 182 | SEG[45] | -1193 | -374 |
| 183 | | -1135 1077 | -374 |
| 184 | SEG[47] | -1077 | |
| 185 | SEG[48] | -1019 061 | -374 -374 |
| 186 | SEG[49] | -961 | -374 |
| 187 | SEG[50] | -903 | |
| 188 | SEG[51] | -845 | -374 |
| 189 | SEG[52] | -787 | -374 |
| 190 | SEG[53] | -729 | -374 |
| 191 | SEG[54] | -671 | -374 |
| 192 | SEG[55] | -613 | -374 |
| 193 | SEG[56] | -555 | -374 |
| 194 | SEG[57] | -497 | -374 |
| 195 | SEG[58] | -439 | -374 |
| 196 | SEG[59] | -381 | -374 |
| 197 | SEG[60] | -323 | -374 |
| 198 | SEG[61] | -265 | -374 |

| PAD | | | |
|-----|----------|------|------|
| No. | PIN Name | Х | Y |
| 199 | SEG[62] | -207 | -374 |
| 200 | SEG[63] | -149 | -374 |
| 201 | SEG[64] | -91 | -374 |
| 202 | SEG[65] | -33 | -374 |
| 203 | SEG[66] | 25 | -374 |
| 204 | SEG[67] | 83 | -374 |
| 205 | SEG[68] | 141 | -374 |
| 206 | SEG[69] | 199 | -374 |
| 207 | SEG[70] | 257 | -374 |
| 208 | SEG[71] | 315 | -374 |
| 209 | SEG[72] | 373 | -374 |
| 210 | SEG[73] | 431 | -374 |
| 211 | SEG[74] | 489 | -374 |
| 212 | SEG[75] | 547 | -374 |
| 213 | SEG[76] | 605 | -374 |
| 214 | SEG[77] | 663 | -374 |
| 215 | SEG[78] | 721 | -374 |
| 216 | SEG[79] | 779 | -374 |
| 217 | SEG[80] | 837 | -374 |
| 218 | SEG[81] | 895 | -374 |
| 219 | SEG[82] | 953 | -374 |
| 220 | SEG[83] | 1011 | -374 |
| 221 | SEG[84] | 1069 | -374 |
| 222 | SEG[85] | 1127 | -374 |
| 223 | SEG[86] | 1185 | -374 |
| 224 | SEG[87] | 1243 | -374 |
| 225 | SEG[88] | 1301 | -374 |
| 226 | SEG[89] | 1359 | -374 |
| 227 | SEG[90] | 1417 | -374 |
| 228 | SEG[91] | 1475 | -374 |
| 229 | SEG[92] | 1533 | -374 |
| 230 | SEG[93] | 1591 | -374 |
| 231 | SEG[94] | 1649 | -374 |
| 232 | SEG[95] | 1707 | -374 |
| 233 | SEG[96] | 1765 | -374 |
| 234 | SEG[97] | 1823 | -374 |
| 235 | SEG[98] | 1881 | -374 |
| 236 | SEG[99] | 1939 | -374 |
| 237 | SEG[100] | 1997 | -374 |
| 238 | SEG[101] | 2055 | -374 |
| 239 | SEG[102] | 2113 | -374 |
| 240 | SEG[103] | 2171 | -374 |
| 241 | SEG[104] | 2229 | -374 |
| 242 | SEG[105] | 2287 | -374 |
| 243 | SEG[106] | 2345 | -374 |
| 244 | SEG[107] | 2403 | -374 |
| 245 | SEG[108] | 2461 | -374 |

| PAD No. | PIN Name | Х | Y |
|------------|--------------------|--------------|---------|
| 246 | SEG[109] | 2519 | -374 |
| 247 | SEG[110] | 2577 | -374 |
| 248 | SEG[111] | 2635 | -374 |
| 249 | SEG[112] | 2693 | -374 |
| 250 | SEG[113] | 2751 | -374 |
| 251 | SEG[114] | 2809 | -374 |
| 252 | SEG[115] | 2867 | -374 |
| 253 | SEG[116] | 2925 | -374 |
| 254 | SEG[117] | 2983 | -374 |
| 255 | SEG[118] | 3041 | -374 |
| 256 | SEG[119] | 3099 | -374 |
| 257 | SEG[120] | 3157 | -374 |
| 258 | SEG[121] | 3215 | -374 |
| 259 | SEG[122] | 3273 | -374 |
| 260 | SEG[123] | 3331 | -374 |
| 261 | SEG[124] | 3389 | -374 |
| 262 | SEG[125] | 3447 | -374 |
| 263 | SEG[126] | 3505 | -374 |
| 264 | SEG[127] | 3563 | -374 |
| 265 | SEG[128] | 3621 | -374 |
| 266 | SEG[129] | 3679 | -374 |
| 267 | SEG[130] | 3737 | -374 |
| 268 | SEG[131] | 3795 | -374 |
| 269 | COM[32] | 3853 | -374 |
| 270 | COM[33] | 3911 | -374 |
| 271 | COM[34] | 3969 | -374 |
| 272 | COM[35] | 4027 | -374 |
| 273 | COM[36] | 4085 | -374 |
| 274 | COM[37] | 4143 | -374 |
| 275 | COM[38] | 4201 | -374 |
| 276 | COM[39] | 4259 | -374 |
| 277 | COM[40] | 4542 | -345 |
| 278 | COM[41] | 4542 | -287 |
| 279 | COM[42] | 4542 | -229 |
| 280 | COM[43] | 4542 | -171 |
| 281 | COM[44] | 4542 | -113 |
| 282 | COM[45] | 4542 | -55 |
| 283 | COM[46] | 4542 | 3 61 |
| 284 | COM[47] COM[48] | 4542 4542 | 119 |
| 285 | COM[48] | 4542 4542 | 177 |
| 286 287 | COM[49] | 4542 | 235 |
| | COM[50] | 4542 4542 | 293 |
| 288 289 | COM[51] | 4542 | 351 |
| 290 | (NC) | 4542 | 404 |
| 290 | (INC) | 4042 | 1 TOT |

Pad Center Coordinates (1/49 Duty)

| 1 COM[37] 4241 374 2 COM[38] 4183 374 3 COM[39] 4125 374 4 COM[40] 4067 374 5 COM[41] 4009 374 6 COM[42] 3951 374 7 COM[43] 3893 374 8 COM[44] 3835 374 9 COM[45] 3777 374 10 COM[46] 3719 374 11 COM[47] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 20 VDD 2925 389 21 /RES | PAD No. | PIN Name | Х | Υ |
|---|------------|----------|------|-----|
| 3 COM[39] 4125 374 4 COM[40] 4067 374 5 COM[41] 4009 374 6 COM[42] 3951 374 7 COM[43] 3893 374 8 COM[44] 3835 374 9 COM[45] 3777 374 10 COM[46] 3719 374 11 COM[47] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS | 1 | COM[37] | 4241 | 374 |
| 4 COM[40] 4067 374 5 COM[41] 4009 374 6 COM[42] 3951 374 7 COM[43] 3893 374 8 COM[44] 3835 374 9 COM[45] 3777 374 10 COM[46] 3719 374 11 COM[47] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS < | 2 | COM[38] | 4183 | 374 |
| 5 COM[41] 4009 374 6 COM[42] 3951 374 7 COM[43] 3893 374 8 COM[44] 3835 374 9 COM[45] 3777 374 10 COM[46] 3719 374 11 COM[47] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) | 3 | COM[39] | 4125 | 374 |
| 6 COM[42] 3951 374 7 COM[43] 3893 374 8 COM[44] 3835 374 9 COM[45] 3777 374 10 COM[46] 3719 374 11 COM[47] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 25 /RD(E) <td< td=""><td>4</td><td>COM[40]</td><td>4067</td><td>374</td></td<> | 4 | COM[40] | 4067 | 374 |
| 7 COM[43] 3893 374 8 COM[44] 3835 374 9 COM[45] 3777 374 10 COM[46] 3719 374 11 COM[47] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD <t< td=""><td>5</td><td>COM[41]</td><td>4009</td><td>374</td></t<> | 5 | COM[41] | 4009 | 374 |
| 8 COM[44] 3835 374 9 COM[45] 3777 374 10 COM[46] 3719 374 11 COM[47] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) | 6 | COM[42] | 3951 | 374 |
| 9 COM[45] 3777 374 10 COM[46] 3719 374 11 COM[47] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 40 VSS 1445 389 40 VSS 1445 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 7 | COM[43] | 3893 | 374 |
| 10 COM[46] 3719 374 11 COM[47] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 29 D2 2259 </td <td>8</td> <td>COM[44]</td> <td>3835</td> <td>374</td> | 8 | COM[44] | 3835 | 374 |
| 11 COM[47] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 30 D3 2185 | 9 | COM[45] | 3777 | 374 |
| 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 30 D3 2185 389 31 D4 2111 | 10 | COM[46] | 3719 | 374 |
| 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 <td< td=""><td>11</td><td>COM[47]</td><td>3661</td><td>374</td></td<> | 11 | COM[47] | 3661 | 374 |
| 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 | 12 | COMS1 | 3603 | 374 |
| 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 38 | 13 | FRS | 3443 | 389 |
| 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 3 | 14 | FR | 3369 | 389 |
| 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 3 | 15 | CL | 3295 | 389 |
| 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 38 VSS 1593 3 | 16 | /DOF | 3221 | 389 |
| 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1519 3 | 17 | VSS | | 389 |
| 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 3 | 18 | /CS1 | 3073 | 389 |
| 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 3 | 19 | CS2 | 2999 | 389 |
| 22 A0 2777 389 23 VSS 2703 389 24 WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 | 20 | VDD | 2925 | 389 |
| 22 A0 2777 389 23 VSS 2703 389 24 WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 | 21 | /RES | 2851 | 389 |
| 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 22 | | 2777 | 389 |
| 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 23 | VSS | 2703 | 389 |
| 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 24 | /WR(R/W) | 2629 | 389 |
| 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 25 | /RD(E) | 2555 | 389 |
| 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 26 | VDD | 2481 | 389 |
| 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 27 | D0 | 2407 | 389 |
| 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 28 | D1 | 2333 | 389 |
| 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 29 | D2 | 2259 | 389 |
| 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 30 | D3 | 2185 | 389 |
| 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 31 | D4 | 2111 | 389 |
| 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 32 | D5 | 2037 | 389 |
| 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 33 | D6 | 1963 | 389 |
| 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 34 | D7 | 1889 | 389 |
| 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 35 | VDD | 1815 | 389 |
| 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 36 | VDD2 | 1741 | 389 |
| 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 37 | VDD2 | 1667 | 389 |
| 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 38 | VSS | 1593 | 389 |
| 41 VSS 1371 389 42 VOUT 1297 389 | 39 | VSS | 1519 | 389 |
| 42 VOUT 1297 389 | 40 | VSS | 1445 | 389 |
| | 41 | VSS | 1371 | 389 |
| /3 VOLIT 1222 200 | 42 | VOUT | 1297 | 389 |
| 43 VOUI 1223 309 | 43 | VOUT | 1223 | 389 |
| 44 CAP5P 1149 389 | 44 | CAP5P | 1149 | 389 |
| 45 CAP5P 1075 389 | 45 | CAP5P | 1075 | 389 |
| 46 CAP1N 1001 389 | 46 | CAP1N | 1001 | 389 |
| 47 CAP1N 927 389 | 47 | CAP1N | 927 | 389 |

| PAD No. | PIN Name | Х | Υ |
|------------|----------|-------|-----|
| 48 | CAP3P | 853 | 389 |
| 49 | CAP3P | 779 | 389 |
| 50 | CAP1N | 705 | 389 |
| 51 | CAP1N | 631 | 389 |
| 52 | CAP1P | 557 | 389 |
| 53 | CAP1P | 483 | 389 |
| 54 | CAP2P | 409 | 389 |
| 55 | CAP2P | 335 | 389 |
| 56 | CAP2N | 261 | 389 |
| 57 | CAP2N | 187 | 389 |
| 58 | CAP4P | 113 | 389 |
| 59 | CAP4P | 39 | 389 |
| 60 | VSS | -35 | 389 |
| 61 | VSS | -109 | 389 |
| 62 | VRS | -183 | 389 |
| 63 | VRS | -257 | 389 |
| 64 | VDD2 | -331 | 389 |
| 65 | VDD | -405 | 389 |
| 66 | V4 | -479 | 389 |
| 67 | V4 | -553 | 389 |
| 68 | V3 | -627 | 389 |
| 69 | V3 | -701 | 389 |
| 70 | V2 | -775 | 389 |
| 71 | V2 | -849 | 389 |
| 72 | V1 | -923 | 389 |
| 73 | V1 | -997 | 389 |
| 74 | V0 | -1071 | 389 |
| 75 | V0 | -1145 | 389 |
| 76 | VR | -1219 | 389 |
| 77 | VR | -1293 | 389 |
| 78 | VDD | -1367 | 389 |
| 79 | VDD2 | -1441 | 389 |
| 80 | TEST0 | -1515 | 389 |
| 81 | TEST1 | -1589 | 389 |
| 82 | TEST2 | -1663 | 389 |
| 83 | TEST3 | -1737 | 389 |
| 84 | TEST4 | -1811 | 389 |
| 85 | TEST5 | -1885 | 389 |
| 86 | VDD | -1959 | 389 |
| 87 | M/S | -2033 | 389 |
| 88 | CLS | -2107 | 389 |
| 89 | VSS | -2181 | 389 |
| 90 | C86 | -2255 | 389 |
| 91 | P/S | -2329 | 389 |
| 92 | VDD | -2403 | 389 |
| 93 | /HPM | -2477 | 389 |
| 94 | VSS | -2551 | 389 |

Units: μ m

| <u> </u> | <u> </u> | | |
|------------|----------|----------------|--------------|
| PAD No. | PIN Name | Х | Y |
| 95 | IRS | -2625 | 389 |
| 96 | VDD | -2699 | 389 |
| 97 | SEL1 | -2773 | 389 |
| 98 | VSS | -2847 | 389 |
| 99 | SEL2 | -2921 | 389 |
| 100 | VDD | -2995 | 389 |
| 101 | SEL3 | -3069 | 389 |
| 102 | VSS | -3143 | 389 |
| 103 | Reserve | -3606 | 374 |
| 104 | Reserve | -3664 | 374 |
| 105 | Reserve | -3722 | 374 |
| 106 | Reserve | -3780 | 374 |
| 107 | Reserve | -3838 | 374 |
| 108 | Reserve | -3896 | 374 |
| 109 | Reserve | -3954 | 374 |
| 110 | Reserve | -4012 | 374 |
| 111 | COM[23] | -4070 | 374 |
| 112 | COM[22] | -4128 | 374 |
| 113 | COM[21] | -4186 | 374 |
| 114 | COM[20] | -4244 | 374 |
| 115 | (NC) | -4542 | 404 |
| 116 | COM[19] | -4542 | 351 |
| 117 | COM[18] | -4542 | 293 |
| 118 | COM[17] | -4542 | 235 |
| 119 | COM[17] | -4542 -4542 | 177 |
| 120 | COM[16] | -4542 -4542 | 119 |
| 121 | | -4542 -4542 | 61 |
| | COM[14] | -4542 -4542 | 3 |
| 122 | COM[13] | | |
| 123 | COM[12] | -4542 4542 | -55 112 |
| 124 | COM[11] | -4542 4542 | -113 -171 |
| 125 | COM[10] | -4542 | |
| 126 | COM[9] | -4542 | -229 |
| 127 | COM[8] | -4542 | -287 |
| 128 | COM[7] | -4542 | -345 |
| 129 | COM[6] | -4267 | -374 |
| 130 | COM[5] | -4209 | -374 |
| 131 | COM[4] | -4151 | -374 |
| 132 | COM[3] | -4093 | -374 |
| 133 | COM[2] | -4035 | -374 |
| 134 | COM[1] | -3977 | -374 |
| 135 | COM[0] | -3919 | -374 |
| 136 | COMS2 | -3861 | -374 |
| 137 | SEG[0] | -3803 | -374 |
| 138 | SEG[1] | -3745 | -374 |
| 139 | SEG[2] | -3687 | -374 |
| 140 | SEG[3] | -3629 | -374 |
| 141 | SEG[4] | -3571 | -374 |
| 142 | SEG[5] | -3513 | -374 |
| 143 | SEG[6] | -3455 | -374 |
| 144 | SEG[7] | -3397 | -374 |
| 145 | SEG[8] | -3339 | -374 |
| 146 | SEG[9] | -3281 | -374 |

| PAD No. | PIN Name | Х | Y |
|------------|----------|-------|------|
| 147 | SEG[10] | -3223 | -374 |
| 148 | SEG[11] | -3165 | -374 |
| 149 | SEG[12] | -3107 | -374 |
| 150 | SEG[13] | -3049 | -374 |
| 151 | SEG[14] | -2991 | -374 |
| 152 | SEG[15] | -2933 | -374 |
| 153 | SEG[16] | -2875 | -374 |
| 154 | SEG[17] | -2817 | -374 |
| 155 | SEG[18] | -2759 | -374 |
| 156 | SEG[19] | -2701 | -374 |
| 157 | SEG[20] | -2643 | -374 |
| 158 | SEG[21] | -2585 | -374 |
| 159 | SEG[22] | -2527 | -374 |
| 160 | SEG[23] | -2469 | -374 |
| 161 | SEG[24] | -2411 | -374 |
| 162 | SEG[25] | -2353 | -374 |
| 163 | SEG[26] | -2295 | -374 |
| 164 | SEG[27] | -2237 | -374 |
| 165 | SEG[28] | -2179 | -374 |
| 166 | SEG[29] | -2121 | -374 |
| 167 | SEG[30] | -2063 | -374 |
| 168 | SEG[31] | -2005 | -374 |
| 169 | SEG[32] | -1947 | -374 |
| 170 | SEG[33] | -1889 | -374 |
| 171 | SEG[34] | -1831 | -374 |
| 172 | SEG[35] | -1773 | -374 |
| 173 | SEG[36] | -1715 | -374 |
| 174 | SEG[37] | -1657 | -374 |
| 175 | SEG[38] | -1599 | -374 |
| 176 | SEG[39] | -1541 | -374 |
| 177 | SEG[40] | -1483 | -374 |
| 178 | SEG[41] | -1425 | -374 |
| 179 | SEG[42] | -1367 | -374 |
| 180 | SEG[43] | -1309 | -374 |
| 181 | SEG[44] | -1251 | -374 |
| 182 | SEG[45] | -1193 | -374 |
| 183 | SEG[46] | -1135 | -374 |
| 184 | SEG[47] | -1077 | -374 |
| 185 | SEG[48] | -1019 | -374 |
| 186 | SEG[49] | -961 | -374 |
| 187 | SEG[50] | -903 | -374 |
| 188 | SEG[51] | -845 | -374 |
| 189 | SEG[52] | -787 | -374 |
| 190 | SEG[53] | -729 | -374 |
| 191 | SEG[54] | -671 | -374 |
| 192 | SEG[55] | -613 | -374 |
| 193 | SEG[56] | -555 | -374 |
| 194 | SEG[57] | -497 | -374 |
| 195 | SEG[57] | -439 | -374 |
| 196 | SEG[58] | -381 | -374 |
| 197 | SEG[60] | -323 | -374 |
| 198 | SEG[61] | -265 | -374 |
| .00 | | | U, T |

| PAD | DIN Nama | | Y |
|-----|----------|------|------|
| No. | PIN Name | Х | r |
| 199 | SEG[62] | -207 | -374 |
| 200 | SEG[63] | -149 | -374 |
| 201 | SEG[64] | -91 | -374 |
| 202 | SEG[65] | -33 | -374 |
| 203 | SEG[66] | 25 | -374 |
| 204 | SEG[67] | 83 | -374 |
| 205 | SEG[68] | 141 | -374 |
| 206 | SEG[69] | 199 | -374 |
| 207 | SEG[70] | 257 | -374 |
| 208 | SEG[71] | 315 | -374 |
| 209 | SEG[72] | 373 | -374 |
| 210 | SEG[73] | 431 | -374 |
| 211 | SEG[74] | 489 | -374 |
| 212 | SEG[75] | 547 | -374 |
| 213 | SEG[76] | 605 | -374 |
| 214 | SEG[77] | 663 | -374 |
| 215 | SEG[78] | 721 | -374 |
| 216 | SEG[79] | 779 | -374 |
| 217 | SEG[80] | 837 | -374 |
| 218 | SEG[81] | 895 | -374 |
| 219 | SEG[82] | 953 | -374 |
| 220 | SEG[83] | 1011 | -374 |
| 221 | SEG[84] | 1069 | -374 |
| 222 | SEG[85] | 1127 | -374 |
| 223 | SEG[86] | 1185 | -374 |
| 224 | SEG[87] | 1243 | -374 |
| 225 | SEG[88] | 1301 | -374 |
| 226 | SEG[89] | 1359 | -374 |
| 227 | SEG[90] | 1417 | -374 |
| 228 | SEG[91] | 1475 | -374 |
| 229 | SEG[92] | 1533 | -374 |
| 230 | SEG[93] | 1591 | -374 |
| 231 | SEG[94] | 1649 | -374 |
| 232 | SEG[95] | 1707 | -374 |
| 233 | SEG[96] | 1765 | -374 |
| 234 | SEG[97] | 1823 | -374 |
| 235 | SEG[98] | 1881 | -374 |
| 236 | SEG[99] | 1939 | -374 |
| 237 | SEG[100] | 1997 | -374 |
| 238 | SEG[101] | 2055 | -374 |
| 239 | SEG[102] | 2113 | -374 |
| 240 | SEG[103] | 2171 | -374 |
| 241 | SEG[104] | 2229 | -374 |
| 242 | SEG[105] | 2287 | -374 |
| 243 | SEG[106] | 2345 | -374 |
| 244 | SEG[107] | 2403 | -374 |
| 245 | SEG[108] | 2461 | -374 |

| PAD No. | PIN Name | Х | Υ |
|------------|--------------------|--------------|-----------|
| 246 | SEG[109] | 2519 | -374 |
| 247 | SEG[110] | 2577 | -374 |
| 248 | SEG[111] | 2635 | -374 |
| 249 | SEG[112] | 2693 | -374 |
| 250 | SEG[113] | 2751 | -374 |
| 251 | SEG[114] | 2809 | -374 |
| 252 | SEG[115] | 2867 | -374 |
| 253 | SEG[116] | 2925 | -374 |
| 254 | SEG[117] | 2983 | -374 |
| 255 | SEG[118] | 3041 | -374 |
| 256 | SEG[119] | 3099 | -374 |
| 257 | SEG[120] | 3157 | -374 |
| 258 | SEG[121] | 3215 | -374 |
| 259 | SEG[122] | 3273 | -374 |
| 260 | SEG[123] | 3331 | -374 |
| 261 | SEG[124] | 3389 | -374 |
| 262 | SEG[125] | 3447 | -374 |
| 263 | SEG[126] | 3505 | -374 |
| 264 | SEG[127] | 3563 | -374 |
| 265 | SEG[128] | 3621 | -374 |
| 266 | SEG[129] | 3679 | -374 |
| 267 | SEG[130] | 3737 | -374 |
| 268 | SEG[131] | 3795 | -374 |
| 269 | Reserve | 3853 | -374 |
| 270 | Reserve | 3911 | -374 |
| 271 | Reserve | 3969 | -374 |
| 272 | Reserve | 4027 | -374 |
| 273 | Reserve | 4085 | -374 |
| 274 | Reserve | 4143 | -374 |
| 275 | Reserve | 4201 | -374 |
| 276 | Reserve | 4259 | -374 |
| 277 | COM[24] | 4542 | -345 |
| 278 | COM[25] | 4542 | -287 |
| 279 | COM[26] | 4542 | -229 |
| 280 | COM[27] | 4542 | -171 |
| 281 | COM[28] | 4542 | -113 |
| 282 | COM[29] | 4542 | -55 |
| 283 | COM[30] | 4542 | 3 |
| 284 | COM[31] COM[32] | 4542 4542 | 61 119 |
| 285 286 | COM[32] | 4542 4542 | 177 |
| 287 | COM[34] | 4542 | 235 |
| | COM[34] | 4542 4542 | 293 |
| 288 289 | COM[36] | 4542 | 351 |
| 290 | (NC) | 4542 | 404 |
| 290 | (INC) | 4042 | 404 |

Pad Center Coordinates (1/33 Duty)

| PAD No. | PIN Name | Х | Υ |
|------------|----------|------|-----|
| 1 | COM[21] | 4241 | 374 |
| 2 | COM[22] | 4183 | 374 |
| 3 | COM[23] | 4125 | 374 |
| 4 | COM[24] | 4067 | 374 |
| 5 | COM[25] | 4009 | 374 |
| 6 | COM[26] | 3951 | 374 |
| 7 | COM[27] | 3893 | 374 |
| 8 | COM[28] | 3835 | 374 |
| 9 | COM[29] | 3777 | 374 |
| 10 | COM[30] | 3719 | 374 |
| 11 | COM[31] | 3661 | 374 |
| 12 | COMS1 | 3603 | 374 |
| 13 | FRS | 3443 | 389 |
| 14 | FR | 3369 | 389 |
| 15 | CL | 3295 | 389 |
| 16 | /DOF | 3221 | 389 |
| 17 | VSS | 3147 | 389 |
| 18 | /CS1 | 3073 | 389 |
| 19 | CS2 | 2999 | 389 |
| 20 | VDD | 2925 | 389 |
| 21 | /RES | 2851 | 389 |
| 22 | A0 | 2777 | 389 |
| 23 | VSS | 2703 | 389 |
| 24 | /WR(R/W) | 2629 | 389 |
| 25 | /RD(E) | 2555 | 389 |
| 26 | VDD | 2481 | 389 |
| 27 | D0 | 2407 | 389 |
| 28 | D1 | 2333 | 389 |
| 29 | D2 | 2259 | 389 |
| 30 | D3 | 2185 | 389 |
| 31 | D4 | 2111 | 389 |
| 32 | D5 | 2037 | 389 |
| 33 | D6 | 1963 | 389 |
| 34 | D7 | 1889 | 389 |
| 35 | VDD | 1815 | 389 |
| 36 | VDD2 | 1741 | 389 |
| 37 | VDD2 | 1667 | 389 |
| 38 | VSS | 1593 | 389 |
| 39 | VSS | 1519 | 389 |
| 40 | VSS | 1445 | 389 |
| 41 | VSS | 1371 | 389 |
| 42 | VOUT | 1297 | 389 |
| 43 | VOUT | 1223 | 389 |
| 44 | CAP5P | 1149 | 389 |
| 45 | CAP5P | 1075 | 389 |
| 46 | CAP1N | 1001 | 389 |
| 47 | CAP1N | 927 | 389 |

| PAD No. | PIN Name | Х | Y |
|------------|----------|-------|-----|
| 48 | CAP3P | 853 | 389 |
| 49 | CAP3P | 779 | 389 |
| 50 | CAP1N | 705 | 389 |
| 51 | CAP1N | 631 | 389 |
| 52 | CAP1P | 557 | 389 |
| 53 | CAP1P | 483 | 389 |
| 54 | CAP2P | 409 | 389 |
| 55 | CAP2P | 335 | 389 |
| 56 | CAP2N | 261 | 389 |
| 57 | CAP2N | 187 | 389 |
| 58 | CAP4P | 113 | 389 |
| 59 | CAP4P | 39 | 389 |
| 60 | VSS | -35 | 389 |
| 61 | VSS | -109 | 389 |
| 62 | VRS | -183 | 389 |
| 63 | VRS | -257 | 389 |
| 64 | VDD2 | -331 | 389 |
| 65 | VDD | -405 | 389 |
| 66 | V4 | -479 | 389 |
| 67 | V4 | -553 | 389 |
| 68 | V3 | -627 | 389 |
| 69 | V3 | -701 | 389 |
| 70 | V2 | -775 | 389 |
| 71 | V2 | -849 | 389 |
| 72 | V1 | -923 | 389 |
| 73 | V1 | -997 | 389 |
| 74 | V0 | -1071 | 389 |
| 75 | V0 | -1145 | 389 |
| 76 | VR | -1219 | 389 |
| 77 | VR | -1293 | 389 |
| 78 | VDD | -1367 | 389 |
| 79 | VDD2 | -1441 | 389 |
| 80 | TEST0 | -1515 | 389 |
| 81 | TEST1 | -1589 | 389 |
| 82 | TEST2 | -1663 | 389 |
| 83 | TEST3 | -1737 | 389 |
| 84 | TEST4 | -1811 | 389 |
| 85 | TEST5 | -1885 | 389 |
| 86 | VDD | -1959 | 389 |
| 87 | M/S | -2033 | 389 |
| 88 | CLS | -2107 | 389 |
| 89 | VSS | -2181 | 389 |
| 90 | C86 | -2255 | 389 |
| 91 | P/S | -2329 | 389 |
| 92 | VDD | -2403 | 389 |
| 93 | /HPM | -2477 | 389 |
| 94 | VSS | -2551 | 389 |

Units: μ m

| <u> </u> | 7001 | · | |
|------------|----------|-------|------|
| PAD No. | PIN Name | Х | Y |
| 95 | IRS | -2625 | 389 |
| 96 | VDD | -2699 | 389 |
| 97 | SEL1 | -2773 | 389 |
| 98 | VSS | -2847 | 389 |
| 99 | SEL2 | -2921 | 389 |
| 100 | VDD | -2995 | 389 |
| 101 | SEL3 | -3069 | 389 |
| 102 | VSS | -3143 | 389 |
| 103 | Reserve | -3606 | 374 |
| 104 | Reserve | -3664 | 374 |
| 105 | Reserve | -3722 | 374 |
| 106 | Reserve | -3780 | 374 |
| 107 | Reserve | -3838 | 374 |
| 108 | Reserve | -3896 | 374 |
| 109 | Reserve | -3954 | 374 |
| 110 | Reserve | -4012 | 374 |
| 111 | Reserve | -4070 | 374 |
| 112 | Reserve | -4128 | 374 |
| 113 | Reserve | -4186 | 374 |
| 114 | Reserve | -4244 | 374 |
| 115 | (NC) | -4542 | 404 |
| 116 | Reserve | -4542 | 351 |
| 117 | Reserve | -4542 | 293 |
| 118 | Reserve | -4542 | 235 |
| 119 | Reserve | -4542 | 177 |
| 120 | COM[15] | -4542 | 119 |
| 121 | COM[14] | -4542 | 61 |
| 122 | COM[13] | -4542 | 3 |
| 123 | COM[12] | -4542 | -55 |
| 124 | COM[11] | -4542 | -113 |
| 125 | COM[10] | -4542 | -171 |
| 126 | COM[9] | -4542 | -229 |
| 127 | COM[8] | -4542 | -287 |
| 128 | COM[7] | -4542 | -345 |
| 129 | COM[6] | -4267 | -374 |
| 130 | COM[5] | -4209 | -374 |
| 131 | COM[4] | -4151 | -374 |
| 132 | COM[3] | -4093 | -374 |
| 133 | COM[2] | -4035 | -374 |
| 134 | COM[1] | -3977 | -374 |
| 135 | COM[0] | -3919 | -374 |
| 136 | COMS2 | -3861 | -374 |
| 137 | SEG[0] | -3803 | -374 |
| 138 | SEG[1] | -3745 | -374 |
| 139 | SEG[2] | -3687 | -374 |
| 140 | SEG[3] | -3629 | -374 |
| 141 | SEG[4] | -3571 | -374 |
| 142 | SEG[5] | -3513 | -374 |
| 143 | SEG[6] | -3455 | -374 |
| 144 | SEG[7] | -3397 | -374 |
| 145 | SEG[8] | -3339 | -374 |
| 146 | SEG[9] | -3281 | -374 |
| | | | |

| PAD No. | PIN Name | Х | Υ |
|------------|--------------------|---------------|--------------|
| 147 | SEG[10] | -3223 | -374 |
| 148 | SEG[11] | -3165 | -374 |
| 149 | SEG[12] | -3107 | -374 |
| 150 | SEG[13] | -3049 | -374 |
| 151 | SEG[14] | -2991 | -374 |
| 152 | SEG[15] | -2933 | -374 |
| 153 | SEG[16] | -2875 | -374 |
| 154 | SEG[17] | -2817 | -374 |
| 155 | SEG[18] | -2759 | -374 |
| 156 | SEG[19] | -2701 | -374 |
| 157 | SEG[20] | -2643 | -374 |
| 158 | SEG[21] | -2585 | -374 |
| 159 | SEG[22] | -2527 | -374 |
| 160 | SEG[23] | -2469 | -374 |
| 161 | SEG[24] | -2411 | -374 |
| 162 | SEG[25] | -2353 | -374 |
| 163 | SEG[26] | -2295 | -374 |
| 164 | SEG[27] | -2237 | -374 |
| 165 | SEG[28] | -2179 | -374 |
| 166 | SEG[29] | -2121 | -374 |
| 167 | SEG[30] | -2063 | -374 |
| 168 | SEG[31] | -2005 | -374 |
| 169 | SEG[32] | -1947 | -374 |
| 170 | SEG[33] | -1889 | -374 |
| 171 | SEG[34] | -1831 | -374 |
| 172 | SEG[35] | -1773 | -374 |
| 173 | SEG[36] | -1775 | -374 |
| 174 | SEG[37] | -1657 | -374 |
| 175 | SEG[38] | -1599 | -374 |
| 176 | SEG[39] | -1541 | -374 |
| 177 | SEG[40] | -1483 | -374 |
| 178 | SEG[40] | -1425 | -374 |
| 179 | SEG[41] | -1425 | -374 |
| 180 | SEG[42] | -1307 | -374 |
| | | -1251 | |
| 181 | SEG[44] SEG[45] | | -374 -374 |
| 182 | | -1193 | |
| 183 | SEG[46] | -1135 1077 | -374 |
| 184 | SEG[47] | -1077 | -374 |
| 185 | SEG[48] | -1019 061 | -374 |
| 186 | SEG[49] | -961 | -374 |
| 187 | SEG[50] | -903 | -374 |
| 188 | SEG[51] | -845 797 | -374 |
| 189 | SEG[52] | -787 720 | -374 |
| 190 | SEG[53] | -729 671 | -374 |
| 191 | SEG[54] | -671 | -374 |
| 192 | SEG[55] | -613 | -374 |
| 193 | SEG[56] | -555 407 | -374 |
| 194 | SEG[57] | -497 | -374 |
| 195 | SEG[58] | -439 | -374 |
| 196 | SEG[59] | -381 | -374 |
| 197 | SEG[60] | -323 | -374 |
| 198 | SEG[61] | -265 | -374 |

| PAD No. | PIN Name | Х | Y |
|------------|----------|------|------|
| 199 | SEG[62] | -207 | -374 |
| 200 | SEG[63] | -149 | -374 |
| 201 | SEG[64] | -91 | -374 |
| 202 | SEG[65] | -33 | -374 |
| 203 | SEG[66] | 25 | -374 |
| 204 | SEG[67] | 83 | -374 |
| 205 | SEG[68] | 141 | -374 |
| 206 | SEG[69] | 199 | -374 |
| 207 | SEG[70] | 257 | -374 |
| 208 | SEG[71] | 315 | -374 |
| 209 | SEG[72] | 373 | -374 |
| 210 | SEG[73] | 431 | -374 |
| 211 | SEG[74] | 489 | -374 |
| 212 | SEG[75] | 547 | -374 |
| 213 | SEG[76] | 605 | -374 |
| 214 | SEG[77] | 663 | -374 |
| 215 | SEG[78] | 721 | -374 |
| 216 | SEG[79] | 779 | -374 |
| 217 | SEG[80] | 837 | -374 |
| 218 | SEG[81] | 895 | -374 |
| 219 | SEG[82] | 953 | -374 |
| 220 | SEG[83] | 1011 | -374 |
| 221 | SEG[84] | 1069 | -374 |
| 222 | SEG[85] | 1127 | -374 |
| 223 | SEG[86] | 1185 | -374 |
| 224 | SEG[87] | 1243 | -374 |
| 225 | SEG[88] | 1301 | -374 |
| 226 | SEG[89] | 1359 | -374 |
| 227 | SEG[90] | 1417 | -374 |
| 228 | SEG[91] | 1475 | -374 |
| 229 | SEG[92] | 1533 | -374 |
| 230 | SEG[93] | 1591 | -374 |
| 231 | SEG[94] | 1649 | -374 |
| 232 | SEG[95] | 1707 | -374 |
| 233 | SEG[96] | 1765 | -374 |
| 234 | SEG[97] | 1823 | -374 |
| 235 | SEG[98] | 1881 | -374 |
| 236 | SEG[99] | 1939 | -374 |
| 237 | SEG[100] | 1997 | -374 |
| 238 | SEG[101] | 2055 | -374 |
| 239 | SEG[102] | 2113 | -374 |
| 240 | SEG[103] | 2171 | -374 |
| 241 | SEG[104] | 2229 | -374 |
| 242 | SEG[105] | 2287 | -374 |
| 243 | SEG[106] | 2345 | -374 |
| 244 | SEG[107] | 2403 | -374 |
| 245 | SEG[108] | 2461 | -374 |

| PAD No. | PIN Name | X | Y |
|------------|----------|------|------|
| 246 | SEG[109] | 2519 | -374 |
| 247 | SEG[110] | 2577 | -374 |
| 248 | SEG[111] | 2635 | -374 |
| 249 | SEG[112] | 2693 | -374 |
| 250 | SEG[113] | 2751 | -374 |
| 251 | SEG[114] | 2809 | -374 |
| 252 | SEG[115] | 2867 | -374 |
| 253 | SEG[116] | 2925 | -374 |
| 254 | SEG[117] | 2983 | -374 |
| 255 | SEG[118] | 3041 | -374 |
| 256 | SEG[119] | 3099 | -374 |
| 257 | SEG[120] | 3157 | -374 |
| 258 | SEG[121] | 3215 | -374 |
| 259 | SEG[122] | 3273 | -374 |
| 260 | SEG[123] | 3331 | -374 |
| 261 | SEG[124] | 3389 | -374 |
| 262 | SEG[125] | 3447 | -374 |
| 263 | SEG[126] | 3505 | -374 |
| 264 | SEG[127] | 3563 | -374 |
| 265 | SEG[128] | 3621 | -374 |
| 266 | SEG[129] | 3679 | -374 |
| 267 | SEG[130] | 3737 | -374 |
| 268 | SEG[131] | 3795 | -374 |
| 269 | Reserve | 3853 | -374 |
| 270 | Reserve | 3911 | -374 |
| 271 | Reserve | 3969 | -374 |
| 272 | Reserve | 4027 | -374 |
| 273 | Reserve | 4085 | -374 |
| 274 | Reserve | 4143 | -374 |
| 275 | Reserve | 4201 | -374 |
| 276 | Reserve | 4259 | -374 |
| 277 | Reserve | 4542 | -345 |
| 278 | Reserve | 4542 | -287 |
| 279 | Reserve | 4542 | -229 |
| 280 | Reserve | 4542 | -171 |
| 281 | Reserve | 4542 | -113 |
| 282 | Reserve | 4542 | -55 |
| 283 | Reserve | 4542 | 3 |
| 284 | Reserve | 4542 | 61 |
| 285 | COM[16] | 4542 | 119 |
| 286 | COM[17] | 4542 | 177 |
| 287 | COM[18] | 4542 | 235 |
| 288 | COM[19] | 4542 | 293 |
| 289 | COM[20] | 4542 | 351 |
| 290 | (NC) | 4542 | 404 |
| | | | |

Pad Center Coordinates (1/55 Duty)

| 1 COM[43] 4241 374 2 COM[44] 4183 374 3 COM[45] 4125 374 4 COM[46] 4067 374 5 COM[47] 4009 374 6 COM[48] 3951 374 7 COM[49] 3893 374 8 COM[50] 3835 374 9 COM[51] 3777 374 10 COM[52] 3719 374 11 COM[53] 3661 374 12 COMS1 3603 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 20 VDD <th>PAD No.</th> <th>PIN Name</th> <th>Х</th> <th>Υ</th> | PAD No. | PIN Name | Х | Υ |
|--|------------|----------|------|-----|
| 3 COM[45] 4125 374 4 COM[46] 4067 374 5 COM[47] 4009 374 6 COM[48] 3951 374 7 COM[49] 3893 374 8 COM[50] 3835 374 9 COM[51] 3777 374 10 COM[52] 3719 374 11 COM[53] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS | 1 | COM[43] | 4241 | 374 |
| 4 COM[46] 4067 374 5 COM[47] 4009 374 6 COM[48] 3951 374 7 COM[49] 3893 374 8 COM[50] 3835 374 9 COM[51] 3777 374 10 COM[52] 3719 374 11 COM[53] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS < | 2 | COM[44] | 4183 | 374 |
| 5 COM[47] 4009 374 6 COM[48] 3951 374 7 COM[49] 3893 374 8 COM[50] 3835 374 9 COM[51] 3777 374 10 COM[52] 3719 374 11 COM[53] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) | 3 | COM[45] | 4125 | 374 |
| 6 COM[48] 3951 374 7 COM[49] 3893 374 8 COM[50] 3835 374 9 COM[51] 3777 374 10 COM[52] 3719 374 11 COM[53] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) < | 4 | COM[46] | 4067 | 374 |
| 7 COM[49] 3893 374 8 COM[50] 3835 374 9 COM[51] 3777 374 10 COM[52] 3719 374 11 COM[53] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD <t< td=""><td>5</td><td>COM[47]</td><td>4009</td><td>374</td></t<> | 5 | COM[47] | 4009 | 374 |
| 8 COM[50] 3835 374 9 COM[51] 3777 374 10 COM[52] 3719 374 11 COM[53] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 26 VDD 248 | 6 | COM[48] | 3951 | 374 |
| 9 COM[51] 3777 374 10 COM[52] 3719 374 11 COM[53] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 7 | COM[49] | 3893 | 374 |
| 10 COM[52] 3719 374 11 COM[53] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 29 D2 2259 </td <td>8</td> <td>COM[50]</td> <td>3835</td> <td>374</td> | 8 | COM[50] | 3835 | 374 |
| 11 COM[53] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 30 D3 2185 | 9 | COM[51] | 3777 | 374 |
| 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 30 D3 2185 389 31 D4 2111 | 10 | COM[52] | 3719 | 374 |
| 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 <td< td=""><td>11</td><td>COM[53]</td><td>3661</td><td>374</td></td<> | 11 | COM[53] | 3661 | 374 |
| 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 | 12 | COMS1 | 3603 | 374 |
| 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 38 | 13 | FRS | 3443 | 389 |
| 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 3 | 14 | FR | 3369 | 389 |
| 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 3 | 15 | CL | 3295 | 389 |
| 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 38 VSS 1593 3 | 16 | /DOF | 3221 | 389 |
| 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1519 3 | 17 | VSS | | 389 |
| 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 3 | 18 | /CS1 | 3073 | 389 |
| 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 3 | 19 | CS2 | 2999 | 389 |
| 22 A0 2777 389 23 VSS 2703 389 24 WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 | 20 | VDD | 2925 | 389 |
| 22 A0 2777 389 23 VSS 2703 389 24 WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 | 21 | /RES | 2851 | 389 |
| 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 22 | | 2777 | 389 |
| 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 23 | VSS | 2703 | 389 |
| 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 24 | /WR(R/W) | 2629 | 389 |
| 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 25 | /RD(E) | 2555 | 389 |
| 28 D1 2333 389 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 26 | VDD | 2481 | 389 |
| 29 D2 2259 389 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 27 | D0 | 2407 | 389 |
| 30 D3 2185 389 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 28 | D1 | 2333 | 389 |
| 31 D4 2111 389 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 29 | D2 | 2259 | 389 |
| 32 D5 2037 389 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 30 | D3 | 2185 | 389 |
| 33 D6 1963 389 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 31 | D4 | 2111 | 389 |
| 34 D7 1889 389 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 32 | D5 | 2037 | 389 |
| 35 VDD 1815 389 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 33 | D6 | 1963 | 389 |
| 36 VDD2 1741 389 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 34 | D7 | 1889 | 389 |
| 37 VDD2 1667 389 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 35 | VDD | 1815 | 389 |
| 38 VSS 1593 389 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 36 | VDD2 | 1741 | 389 |
| 39 VSS 1519 389 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 37 | VDD2 | 1667 | 389 |
| 40 VSS 1445 389 41 VSS 1371 389 42 VOUT 1297 389 | 38 | VSS | 1593 | 389 |
| 41 VSS 1371 389 42 VOUT 1297 389 | 39 | VSS | 1519 | 389 |
| 42 VOUT 1297 389 | 40 | VSS | 1445 | 389 |
| | 41 | VSS | 1371 | 389 |
| 43 VOUT 1223 389 | 42 | VOUT | 1297 | 389 |
| | 43 | VOUT | 1223 | 389 |
| 44 CAP5P 1149 389 | 44 | CAP5P | 1149 | 389 |
| 45 CAP5P 1075 389 | 45 | CAP5P | 1075 | 389 |
| 46 CAP1N 1001 389 | 46 | CAP1N | 1001 | 389 |
| 47 CAP1N 927 389 | 47 | CAP1N | 927 | 389 |

| PAD No. | PIN Name | × | Y |
|------------|----------|-------|-----|
| 48 | CAP3P | 853 | 389 |
| 49 | CAP3P | 779 | 389 |
| 50 | CAP1N | 705 | 389 |
| 51 | CAP1N | 631 | 389 |
| 52 | CAP1P | 557 | 389 |
| 53 | CAP1P | 483 | 389 |
| 54 | CAP2P | 409 | 389 |
| 55 | CAP2P | 335 | 389 |
| 56 | CAP2N | 261 | 389 |
| 57 | CAP2N | 187 | 389 |
| 58 | CAP4P | 113 | 389 |
| 59 | CAP4P | 39 | 389 |
| 60 | VSS | -35 | 389 |
| 61 | VSS | -109 | 389 |
| 62 | VRS | -183 | 389 |
| 63 | VRS | -257 | 389 |
| 64 | VDD2 | -331 | 389 |
| 65 | VDD | -405 | 389 |
| 66 | V4 | -479 | 389 |
| 67 | V4 | -553 | 389 |
| 68 | V3 | -627 | 389 |
| 69 | V3 | -701 | 389 |
| 70 | V2 | -775 | 389 |
| 71 | V2 | -849 | 389 |
| 72 | V1 | -923 | 389 |
| 73 | V1 | -997 | 389 |
| 74 | V0 | -1071 | 389 |
| 75 | V0 | -1145 | 389 |
| 76 | VR | -1219 | 389 |
| 77 | VR | -1293 | 389 |
| 78 | VDD | -1367 | 389 |
| 79 | VDD2 | -1441 | 389 |
| 80 | TEST0 | -1515 | 389 |
| 81 | TEST1 | -1589 | 389 |
| 82 | TEST2 | -1663 | 389 |
| 83 | TEST3 | -1737 | 389 |
| 84 | TEST4 | -1811 | 389 |
| 85 | TEST5 | -1885 | 389 |
| 86 | VDD | -1959 | 389 |
| 87 | M/S | -2033 | 389 |
| 88 | CLS | -2107 | 389 |
| 89 | VSS | -2181 | 389 |
| 90 | C86 | -2255 | 389 |
| 91 | P/S | -2329 | 389 |
| 92 | VDD | -2403 | 389 |
| 93 | /HPM | -2477 | 389 |
| 94 | VSS | -2551 | 389 |

Units: μ m

| PAD No. PIN Name X Y 95 IRS -2625 389 96 VDD -2699 389 97 SEL1 -2773 389 98 VSS -2847 389 99 SEL2 -2921 389 100 VDD -2995 389 101 SEL3 -3069 389 102 VSS -3143 389 103 Reserve -3606 374 104 Reserve -3664 374 105 Reserve -3780 374 106 Reserve -3780 374 107 Reserve -3896 374 108 COM[26] -3896 374 109 COM[26] -3954 374 110 COM[27] -4070 374 111 COM[28] -4070 374 111 COM[29] -4128 374 | <u>31</u> | /505P | | |
|---|-----------|----------|-------|------|
| 96 VDD -2699 389 97 SEL1 -2773 389 98 VSS -2847 389 99 SEL2 -2921 389 100 VDD -2995 389 101 SEL3 -3069 389 102 VSS -3143 389 103 Reserve -3606 374 104 Reserve -3664 374 105 Reserve -3664 374 106 Reserve -3722 374 106 Reserve -3780 374 107 Reserve -3896 374 109 COM[26] -3896 374 109 COM[25] -3954 374 110 COM[26] -3896 374 110 COM[25] -3954 374 111 COM[23] -4070 374 111 COM[24] -4012 374 | | PIN Name | X | Y |
| 97 SEL1 -2773 389 98 VSS -2847 389 99 SEL2 -2921 389 100 VDD -2995 389 101 SEL3 -3069 389 102 VSS -3143 389 103 Reserve -3606 374 104 Reserve -3664 374 105 Reserve -3780 374 106 Reserve -3780 374 107 Reserve -3838 374 108 COM[26] -3896 374 109 COM[25] -3954 374 110 COM[24] -4012 374 110 COM[23] -4070 374 111 COM[23] -4070 374 111 COM[21] -4186 374 111 COM[21] -4186 374 111 COM[21] -4244 374 <td>95</td> <td>IRS</td> <td>-2625</td> <td>389</td> | 95 | IRS | -2625 | 389 |
| 98 VSS -2847 389 99 SEL2 -2921 389 100 VDD -2995 389 101 SEL3 -3069 389 102 VSS -3143 389 103 Reserve -3606 374 104 Reserve -3664 374 105 Reserve -3780 374 106 Reserve -3780 374 107 Reserve -3838 374 108 COM[26] -3896 374 109 COM[25] -3954 374 110 COM[24] -4012 374 111 COM[25] -3954 374 110 COM[24] -4012 374 111 COM[23] -4070 374 111 COM[21] -4128 374 111 COM[21] -4128 374 113 COM[21] -4244 374 | 96 | VDD | -2699 | 389 |
| 99 SEL2 -2921 389 100 VDD -2995 389 101 SEL3 -3069 389 102 VSS -3143 389 103 Reserve -3606 374 104 Reserve -3664 374 105 Reserve -3722 374 106 Reserve -3780 374 107 Reserve -3896 374 109 COM[26] -3896 374 109 COM[25] -3954 374 110 COM[24] -4012 374 110 COM[24] -4012 374 110 COM[23] -4070 374 111 COM[23] -4070 374 111 COM[24] -4012 374 111 COM[27] -4128 374 112 COM[20] -4244 374 115 (NC) -4542 351 | 97 | SEL1 | -2773 | 389 |
| 99 SEL2 -2921 389 100 VDD -2995 389 101 SEL3 -3069 389 102 VSS -3143 389 103 Reserve -3606 374 104 Reserve -3664 374 105 Reserve -3722 374 106 Reserve -3780 374 107 Reserve -3896 374 109 COM[26] -3896 374 109 COM[25] -3954 374 110 COM[24] -4012 374 110 COM[23] -4070 374 111 COM[23] -4070 374 112 COM[21] -4186 374 111 COM[23] -4128 374 112 COM[20] -4244 374 115 (NC) -4542 351 117 COM[20] -4244 374 | 98 | VSS | | 389 |
| 100 VDD -2995 389 101 SEL3 -3069 389 102 VSS -3143 389 103 Reserve -3606 374 104 Reserve -3664 374 105 Reserve -3722 374 106 Reserve -3780 374 107 Reserve -3838 374 108 COM[26] -3896 374 109 COM[25] -3954 374 110 COM[24] -4012 374 110 COM[23] -4070 374 111 COM[23] -4070 374 112 COM[21] -4186 374 111 COM[23] -4070 374 112 COM[21] -4186 374 114 COM[21] -4186 374 115 (NC) -4542 351 117 COM[18] -4542 293 <td>99</td> <td>SEL2</td> <td>-2921</td> <td>389</td> | 99 | SEL2 | -2921 | 389 |
| 101 SEL3 -3069 389 102 VSS -3143 389 103 Reserve -3606 374 104 Reserve -3664 374 105 Reserve -3780 374 106 Reserve -3780 374 107 Reserve -3838 374 108 COM[26] -3896 374 109 COM[25] -3954 374 110 COM[24] -4012 374 110 COM[23] -4070 374 111 COM[23] -4070 374 111 COM[23] -4070 374 111 COM[23] -4070 374 112 COM[23] -4070 374 111 COM[23] -4070 374 112 COM[20] -4244 374 113 COM[21] -4542 351 117 COM[18] -4542 <td< td=""><td>100</td><td>VDD</td><td></td><td></td></td<> | 100 | VDD | | |
| 102 VSS -3143 389 103 Reserve -3606 374 104 Reserve -3664 374 105 Reserve -3780 374 106 Reserve -3780 374 107 Reserve -3838 374 108 COM[26] -3896 374 109 COM[25] -3954 374 110 COM[26] -3896 374 110 COM[27] -4012 374 111 COM[23] -4070 374 111 COM[23] -4070 374 111 COM[23] -4070 374 112 COM[23] -4070 374 111 COM[23] -4070 374 111 COM[23] -4070 374 111 COM[20] -4244 374 114 COM[20] -4244 374 115 (NC) -4542 <td< td=""><td>101</td><td>SEL3</td><td></td><td></td></td<> | 101 | SEL3 | | |
| 103 Reserve -3606 374 104 Reserve -3664 374 105 Reserve -3722 374 106 Reserve -3780 374 107 Reserve -3838 374 108 COM[26] -3896 374 109 COM[25] -3954 374 110 COM[24] -4012 374 111 COM[23] -4070 374 111 COM[23] -4070 374 111 COM[23] -4070 374 112 COM[23] -4070 374 112 COM[23] -4070 374 112 COM[21] -4128 374 113 COM[21] -4128 374 114 COM[20] -4244 374 115 (NC) -4542 351 117 COM[10] -4542 235 117 COM[18] -4542 | | | | |
| 104 Reserve -3664 374 105 Reserve -3722 374 106 Reserve -3780 374 107 Reserve -3838 374 108 COM[26] -3896 374 109 COM[25] -3954 374 110 COM[24] -4012 374 111 COM[23] -4070 374 111 COM[23] -4070 374 112 COM[22] -4128 374 112 COM[23] -4070 374 112 COM[23] -4070 374 112 COM[21] -4186 374 113 COM[21] -4186 374 114 COM[21] -4186 374 115 (NC) -4542 374 115 (NC) -4542 351 117 COM[18] -4542 293 118 COM[17] -4542 <t< td=""><td></td><td></td><td></td><td></td></t<> | | | | |
| 105 Reserve -3722 374 106 Reserve -3780 374 107 Reserve -3838 374 108 COM[26] -3896 374 109 COM[25] -3954 374 110 COM[24] -4012 374 111 COM[23] -4070 374 111 COM[23] -4070 374 112 COM[21] -4186 374 112 COM[21] -4186 374 113 COM[21] -4186 374 114 COM[20] -4244 374 115 (NC) -4542 404 116 COM[19] -4542 351 117 COM[18] -4542 293 118 COM[17] -4542 235 119 COM[16] -4542 177 120 COM[14] -4542 119 121 COM[13] -4542 | | | | |
| 106 Reserve -3780 374 107 Reserve -3838 374 108 COM[26] -3896 374 109 COM[25] -3954 374 110 COM[24] -4012 374 111 COM[23] -4070 374 111 COM[23] -4070 374 112 COM[21] -4186 374 113 COM[21] -4186 374 114 COM[20] -4244 374 115 (NC) -4542 404 115 (NC) -4542 351 115 (NC) -4542 351 116 COM[19] -4542 351 117 COM[18] -4542 293 118 COM[17] -4542 235 119 COM[16] -4542 177 120 COM[15] -4542 119 121 COM[13] -4542 3 | | | | |
| 107 Reserve -3838 374 108 COM[26] -3896 374 109 COM[25] -3954 374 110 COM[24] -4012 374 111 COM[23] -4070 374 112 COM[22] -4128 374 113 COM[21] -4186 374 114 COM[20] -4244 374 115 (NC) -4542 404 116 COM[19] -4542 351 117 COM[18] -4542 293 118 COM[17] -4542 235 119 COM[18] -4542 177 120 COM[16] -4542 177 120 COM[16] -4542 119 121 COM[14] -4542 17 120 COM[15] -4542 113 121 COM[11] -4542 -113 122 COM[11] -4542 | | | | |
| 108 COM[26] -3896 374 109 COM[25] -3954 374 110 COM[24] -4012 374 111 COM[23] -4070 374 112 COM[22] -4128 374 113 COM[21] -4186 374 114 COM[20] -4244 374 115 (NC) -4542 404 116 COM[19] -4542 351 117 COM[18] -4542 293 118 COM[17] -4542 293 118 COM[17] -4542 235 119 COM[16] -4542 177 120 COM[16] -4542 177 120 COM[16] -4542 119 121 COM[16] -4542 17 122 COM[11] -4542 -113 125 COM[11] -4542 -113 126 COM[9] -4542 | | | | |
| 109 COM[25] -3954 374 110 COM[24] -4012 374 111 COM[23] -4070 374 112 COM[22] -4128 374 113 COM[21] -4186 374 114 COM[20] -4244 374 115 (NC) -4542 404 115 (NC) -4542 404 116 COM[19] -4542 351 117 COM[18] -4542 293 118 COM[17] -4542 235 119 COM[16] -4542 177 120 COM[16] -4542 177 120 COM[16] -4542 119 121 COM[14] -4542 119 121 COM[13] -4542 3 122 COM[13] -4542 -113 125 COM[11] -4542 -171 126 COM[9] -4542 <td< td=""><td></td><td></td><td></td><td></td></td<> | | | | |
| 110 COM[24] -4012 374 111 COM[23] -4070 374 112 COM[22] -4128 374 113 COM[21] -4186 374 114 COM[20] -4244 374 115 (NC) -4542 404 115 (NC) -4542 404 115 (NC) -4542 404 116 COM[19] -4542 351 117 COM[18] -4542 293 118 COM[17] -4542 235 119 COM[16] -4542 177 120 COM[16] -4542 177 120 COM[13] -4542 119 121 COM[14] -4542 3 122 COM[13] -4542 -55 124 COM[11] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -28 | | | | |
| 111 COM[23] -4070 374 112 COM[22] -4128 374 113 COM[21] -4186 374 114 COM[20] -4244 374 115 (NC) -4542 404 115 (NC) -4542 404 115 (NC) -4542 404 116 COM[19] -4542 351 117 COM[18] -4542 293 118 COM[17] -4542 235 119 COM[16] -4542 177 120 COM[16] -4542 119 121 COM[14] -4542 61 122 COM[13] -4542 3 123 COM[12] -4542 -113 125 COM[11] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -34 | | | | |
| 112 COM[22] -4128 374 113 COM[21] -4186 374 114 COM[20] -4244 374 115 (NC) -4542 404 116 COM[19] -4542 351 117 COM[18] -4542 293 118 COM[17] -4542 235 119 COM[16] -4542 177 120 COM[16] -4542 119 121 COM[16] -4542 119 121 COM[14] -4542 61 122 COM[13] -4542 3 123 COM[12] -4542 -55 124 COM[11] -4542 -113 125 COM[10] -4542 -171 126 COM[9] -4542 -287 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 < | | | | 1 |
| 113 COM[21] -4186 374 114 COM[20] -4244 374 115 (NC) -4542 404 116 COM[19] -4542 351 117 COM[18] -4542 293 118 COM[17] -4542 235 119 COM[16] -4542 177 120 COM[16] -4542 119 121 COM[14] -4542 61 122 COM[14] -4542 3 123 COM[12] -4542 -55 124 COM[11] -4542 -113 125 COM[10] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[4] -4151 < | | | | |
| 114 COM[20] -4244 374 115 (NC) -4542 404 116 COM[19] -4542 351 117 COM[18] -4542 293 118 COM[17] -4542 235 119 COM[16] -4542 177 120 COM[16] -4542 119 121 COM[14] -4542 61 122 COM[13] -4542 3 123 COM[12] -4542 -55 124 COM[11] -4542 -113 125 COM[10] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[4] -4151 -374 132 COM[3] -4093 < | | | | 1 |
| 115 (NC) -4542 404 116 COM[19] -4542 351 117 COM[18] -4542 293 118 COM[17] -4542 235 119 COM[16] -4542 177 120 COM[16] -4542 119 121 COM[14] -4542 61 122 COM[13] -4542 3 123 COM[12] -4542 -55 124 COM[11] -4542 -113 125 COM[10] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[4] -4151 -374 132 COM[3] -4093 -374 133 COM[2] -4035 < | | | | |
| 116 COM[19] -4542 351 117 COM[18] -4542 293 118 COM[17] -4542 235 119 COM[16] -4542 177 120 COM[15] -4542 119 121 COM[14] -4542 61 122 COM[13] -4542 3 123 COM[12] -4542 -55 124 COM[11] -4542 -113 125 COM[10] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 | | | | - |
| 117 COM[18] -4542 293 118 COM[17] -4542 235 119 COM[16] -4542 177 120 COM[15] -4542 119 121 COM[14] -4542 61 122 COM[13] -4542 3 123 COM[12] -4542 -55 124 COM[11] -4542 -113 125 COM[10] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[4] -4151 -374 132 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 | | · | | |
| 118 COM[17] -4542 235 119 COM[16] -4542 177 120 COM[15] -4542 119 121 COM[14] -4542 61 122 COM[13] -4542 3 123 COM[12] -4542 -55 124 COM[11] -4542 -113 125 COM[10] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[6] -4209 -374 131 COM[6] -4035 -374 133 COM[2] -4035 -374 134 COM[0] -3919 -374 135 COM[0] -3919 -374 136 COMS2 -3861 | | | | |
| 119 COM[16] -4542 177 120 COM[15] -4542 119 121 COM[14] -4542 61 122 COM[13] -4542 3 123 COM[12] -4542 -55 124 COM[11] -4542 -113 125 COM[10] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[6] -4267 -374 132 COM[6] -4209 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 | - | | | 1 |
| 120 COM[15] -4542 119 121 COM[14] -4542 61 122 COM[13] -4542 3 123 COM[12] -4542 -55 124 COM[11] -4542 -113 125 COM[10] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[6] -4267 -374 132 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 | | | | 1 |
| 121 COM[14] -4542 61 122 COM[13] -4542 3 123 COM[12] -4542 -55 124 COM[11] -4542 -113 125 COM[10] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[4] -4151 -374 132 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 | | | | |
| 122 COM[13] -4542 3 123 COM[12] -4542 -55 124 COM[11] -4542 -113 125 COM[10] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[4] -4151 -374 132 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 | | | | |
| 123 COM[12] -4542 -55 124 COM[11] -4542 -113 125 COM[10] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[4] -4151 -374 132 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 | | | | - |
| 124 COM[11] -4542 -113 125 COM[10] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[4] -4151 -374 132 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 | | | | - |
| 125 COM[10] -4542 -171 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[4] -4151 -374 132 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 | | | | |
| 126 COM[9] -4542 -229 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[4] -4151 -374 132 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 | | | | |
| 127 COM[8] -4542 -287 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[4] -4151 -374 132 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 | | | | 1 |
| 128 COM[7] -4542 -345 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[4] -4151 -374 132 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | | | | |
| 129 COM[6] -4267 -374 130 COM[5] -4209 -374 131 COM[4] -4151 -374 132 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 127 | COM[8] | -4542 | -287 |
| 130 COM[5] -4209 -374 131 COM[4] -4151 -374 132 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 128 | COM[7] | -4542 | -345 |
| 131 COM[4] -4151 -374 132 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 129 | • • | | -374 |
| 132 COM[3] -4093 -374 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | | | -4209 | |
| 133 COM[2] -4035 -374 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | | COM[4] | -4151 | |
| 134 COM[1] -3977 -374 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 132 | COM[3] | -4093 | -374 |
| 135 COM[0] -3919 -374 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 133 | COM[2] | -4035 | -374 |
| 136 COMS2 -3861 -374 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 134 | COM[1] | -3977 | -374 |
| 137 SEG[0] -3803 -374 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 135 | COM[0] | -3919 | -374 |
| 138 SEG[1] -3745 -374 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 136 | COMS2 | -3861 | -374 |
| 139 SEG[2] -3687 -374 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 137 | SEG[0] | -3803 | -374 |
| 140 SEG[3] -3629 -374 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 138 | SEG[1] | -3745 | -374 |
| 141 SEG[4] -3571 -374 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 139 | SEG[2] | -3687 | -374 |
| 142 SEG[5] -3513 -374 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 140 | SEG[3] | -3629 | -374 |
| 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 141 | SEG[4] | -3571 | -374 |
| 143 SEG[6] -3455 -374 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 142 | SEG[5] | -3513 | -374 |
| 144 SEG[7] -3397 -374 145 SEG[8] -3339 -374 | 143 | | | -374 |
| 145 SEG[8] -3339 -374 | | | | |
| | 145 | | | |
| | | | | |

| PAD No. | PIN Name | Х | Y |
|------------|----------|-------|------|
| 147 | SEG[10] | -3223 | -374 |
| 148 | SEG[11] | -3165 | -374 |
| 149 | SEG[12] | -3107 | -374 |
| 150 | SEG[13] | -3049 | -374 |
| 151 | SEG[14] | -2991 | -374 |
| 152 | SEG[15] | -2933 | -374 |
| 153 | SEG[16] | -2875 | -374 |
| 154 | SEG[17] | -2817 | -374 |
| 155 | SEG[18] | -2759 | -374 |
| 156 | SEG[19] | -2701 | -374 |
| 157 | SEG[20] | -2643 | -374 |
| 158 | SEG[21] | -2585 | -374 |
| 159 | SEG[22] | -2527 | -374 |
| 160 | SEG[23] | -2469 | -374 |
| 161 | SEG[24] | -2411 | -374 |
| 162 | SEG[25] | -2353 | -374 |
| 163 | SEG[26] | -2295 | -374 |
| 164 | SEG[27] | -2237 | -374 |
| 165 | SEG[28] | -2179 | -374 |
| 166 | SEG[29] | -2121 | -374 |
| 167 | SEG[30] | -2063 | -374 |
| 168 | SEG[31] | -2005 | -374 |
| 169 | SEG[32] | -1947 | -374 |
| 170 | SEG[33] | -1889 | -374 |
| 171 | SEG[34] | -1831 | -374 |
| 172 | SEG[35] | -1773 | -374 |
| 173 | SEG[36] | -1715 | -374 |
| 174 | SEG[37] | -1657 | -374 |
| 175 | SEG[38] | -1599 | -374 |
| 176 | SEG[39] | -1541 | -374 |
| 177 | SEG[40] | -1483 | -374 |
| 178 | SEG[41] | -1425 | -374 |
| 179 | SEG[42] | -1367 | -374 |
| 180 | SEG[43] | -1309 | -374 |
| 181 | SEG[44] | -1251 | -374 |
| 182 | SEG[45] | -1193 | -374 |
| 183 | SEG[46] | -1135 | -374 |
| 184 | SEG[47] | -1077 | -374 |
| 185 | SEG[48] | -1019 | -374 |
| 186 | SEG[49] | -961 | -374 |
| 187 | SEG[50] | -903 | -374 |
| 188 | SEG[51] | -845 | -374 |
| 189 | SEG[52] | -787 | -374 |
| 190 | SEG[53] | -729 | -374 |
| 191 | SEG[54] | -671 | -374 |
| 192 | SEG[55] | -613 | -374 |
| 193 | SEG[56] | -555 | -374 |
| 194 | SEG[57] | -497 | -374 |
| 195 | SEG[57] | -439 | -374 |
| 196 | SEG[58] | -381 | -374 |
| 197 | SEG[60] | -323 | -374 |
| 198 | SEG[61] | -265 | -374 |
| | | | U, T |

| PAD No. | PIN Name | Х | Y |
|------------|----------|------|------|
| 199 | SEG[62] | -207 | -374 |
| 200 | SEG[63] | -149 | -374 |
| 201 | SEG[64] | -91 | -374 |
| 202 | SEG[65] | -33 | -374 |
| 203 | SEG[66] | 25 | -374 |
| 204 | SEG[67] | 83 | -374 |
| 205 | SEG[68] | 141 | -374 |
| 206 | SEG[69] | 199 | -374 |
| 207 | SEG[70] | 257 | -374 |
| 208 | SEG[71] | 315 | -374 |
| 209 | SEG[72] | 373 | -374 |
| 210 | SEG[73] | 431 | -374 |
| 211 | SEG[74] | 489 | -374 |
| 212 | SEG[75] | 547 | -374 |
| 213 | SEG[76] | 605 | -374 |
| 214 | SEG[77] | 663 | -374 |
| 215 | SEG[78] | 721 | -374 |
| 216 | SEG[79] | 779 | -374 |
| 217 | SEG[80] | 837 | -374 |
| 218 | SEG[81] | 895 | -374 |
| 219 | SEG[82] | 953 | -374 |
| 220 | SEG[83] | 1011 | -374 |
| 221 | SEG[84] | 1069 | -374 |
| 222 | SEG[85] | 1127 | -374 |
| 223 | SEG[86] | 1185 | -374 |
| 224 | SEG[87] | 1243 | -374 |
| 225 | SEG[88] | 1301 | -374 |
| 226 | SEG[89] | 1359 | -374 |
| 227 | SEG[90] | 1417 | -374 |
| 228 | SEG[91] | 1475 | -374 |
| 229 | SEG[92] | 1533 | -374 |
| 230 | SEG[93] | 1591 | -374 |
| 231 | SEG[94] | 1649 | -374 |
| 232 | SEG[95] | 1707 | -374 |
| 233 | SEG[96] | 1765 | -374 |
| 234 | SEG[97] | 1823 | -374 |
| 235 | SEG[98] | 1881 | -374 |
| 236 | SEG[99] | 1939 | -374 |
| 237 | SEG[100] | 1997 | -374 |
| 238 | SEG[101] | 2055 | -374 |
| 239 | SEG[102] | 2113 | -374 |
| 240 | SEG[103] | 2171 | -374 |
| 241 | SEG[104] | 2229 | -374 |
| 242 | SEG[105] | 2287 | -374 |
| 243 | SEG[106] | 2345 | -374 |
| 244 | SEG[107] | 2403 | -374 |
| 245 | SEG[108] | 2461 | -374 |

| PAD No. | PIN Name | Х | Υ |
|------------|--------------------|--------------|------------|
| 246 | SEG[109] | 2519 | -374 |
| 247 | SEG[110] | 2577 | -374 |
| 248 | SEG[111] | 2635 | -374 |
| 249 | SEG[112] | 2693 | -374 |
| 250 | SEG[113] | 2751 | -374 |
| 251 | SEG[114] | 2809 | -374 |
| 252 | SEG[115] | 2867 | -374 |
| 253 | SEG[116] | 2925 | -374 |
| 254 | SEG[117] | 2983 | -374 |
| 255 | SEG[118] | 3041 | -374 |
| 256 | SEG[119] | 3099 | -374 |
| 257 | SEG[120] | 3157 | -374 |
| 258 | SEG[121] | 3215 | -374 |
| 259 | SEG[122] | 3273 | -374 |
| 260 | SEG[123] | 3331 | -374 |
| 261 | SEG[124] | 3389 | -374 |
| 262 | SEG[125] | 3447 | -374 |
| 263 | SEG[126] | 3505 | -374 |
| 264 | SEG[127] | 3563 | -374 |
| 265 | SEG[128] | 3621 | -374 |
| 266 | SEG[129] | 3679 | -374 |
| 267 | SEG[130] | 3737 | -374 |
| 268 | SEG[131] | 3795 | -374 |
| 269 | Reserve | 3853 | -374 |
| 270 | Reserve | 3911 | -374 |
| 271 | Reserve | 3969 | -374 |
| 272 | Reserve | 4027 | -374 |
| 273 | Reserve | 4085 | -374 |
| 274 | COM[27] | 4143 | -374 |
| 275 | COM[28] | 4201 | -374 |
| 276 | COM[29] | 4259 | -374 |
| 277 | COM[30] | 4542 | -345 |
| 278 | COM[31] | 4542 | -287 |
| 279 | COM[32] | 4542 | -229 |
| 280 | COM[33] | 4542 | -171 |
| 281 | COM[34] | 4542 | -113 |
| 282 | COM[35] | 4542 | -55 |
| 283 | COM[36] | 4542 | 3 |
| 284 | COM[37] | 4542 4542 | 61 |
| 285 | COM[38] | 4542 4542 | 119 |
| 286 | COM[39] | 4542 4542 | 177 |
| 287 | COM[40] | | 235 |
| 288 | COM[41] COM[42] | 4542 4542 | 293 351 |
| 289 | | 4542 4542 | 404 |
| 290 | (NC) | 4042 | 404 |

Pad Center Coordinates (1/53 Duty)

| No. Til Name A 1 COM[41] 4241 374 2 COM[42] 4183 374 3 COM[43] 4125 374 4 COM[44] 4067 374 5 COM[45] 4009 374 6 COM[46] 3951 374 7 COM[47] 3893 374 8 COM[48] 3835 374 9 COM[49] 3777 374 10 COM[50] 3719 374 11 COM[51] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 19 CS2 2999 389 20 VDD 2925 |
|--|
| 3 COM[43] 4125 374 4 COM[44] 4067 374 5 COM[45] 4009 374 6 COM[46] 3951 374 7 COM[47] 3893 374 8 COM[48] 3835 374 9 COM[49] 3777 374 10 COM[50] 3719 374 11 COM[51] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS |
| 4 COM[44] 4067 374 5 COM[45] 4009 374 6 COM[46] 3951 374 7 COM[47] 3893 374 8 COM[48] 3835 374 9 COM[49] 3777 374 10 COM[50] 3719 374 11 COM[51] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 23 VSS 2703 389 24 /WR(R/W) |
| 5 COM[45] 4009 374 6 COM[46] 3951 374 7 COM[47] 3893 374 8 COM[48] 3835 374 9 COM[49] 3777 374 10 COM[50] 3719 374 11 COM[51] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) |
| 6 COM[46] 3951 374 7 COM[47] 3893 374 8 COM[48] 3835 374 9 COM[49] 3777 374 10 COM[50] 3719 374 11 COM[51] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 20 VDD 2925 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) |
| 7 COM[47] 3893 374 8 COM[48] 3835 374 9 COM[49] 3777 374 10 COM[50] 3719 374 11 COM[51] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 < |
| 8 COM[48] 3835 374 9 COM[49] 3777 374 10 COM[50] 3719 374 11 COM[51] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD |
| 9 COM[49] 3777 374 10 COM[50] 3719 374 11 COM[51] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 10 COM[50] 3719 374 11 COM[51] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 |
| 11 COM[51] 3661 374 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 20 VDD 2925 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 12 COMS1 3603 374 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 13 FRS 3443 389 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 14 FR 3369 389 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 15 CL 3295 389 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 16 /DOF 3221 389 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 17 VSS 3147 389 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 18 /CS1 3073 389 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 19 CS2 2999 389 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 20 VDD 2925 389 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 21 /RES 2851 389 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 22 A0 2777 389 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 23 VSS 2703 389 24 /WR(R/W) 2629 389 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 25 /RD(E) 2555 389 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 26 VDD 2481 389 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 27 D0 2407 389 28 D1 2333 389 29 D2 2259 389 |
| 28 D1 2333 389 29 D2 2259 389 |
| 29 D2 2259 389 |
| |
| 30 D3 2185 290 |
| 00 00 2100 309 |
| 31 D4 2111 389 |
| 32 D5 2037 389 |
| 33 D6 1963 389 |
| 34 D7 1889 389 |
| 35 VDD 1815 389 |
| 36 VDD2 1741 389 |
| 37 VDD2 1667 389 |
| 38 VSS 1593 389 |
| 39 VSS 1519 389 |
| 40 VSS 1445 389 |
| 41 VSS 1371 389 |
| 42 VOUT 1297 389 |
| 43 VOUT 1223 389 |
| 44 CAP5P 1149 389 |
| 45 CAP5P 1075 389 |
| 46 CAP1N 1001 389 |
| 47 CAP1N 927 389 |

| PAD No. | PIN Name | × | Y |
|------------|----------|-------|-----|
| 48 | CAP3P | 853 | 389 |
| 49 | CAP3P | 779 | 389 |
| 50 | CAP1N | 705 | 389 |
| 51 | CAP1N | 631 | 389 |
| 52 | CAP1P | 557 | 389 |
| 53 | CAP1P | 483 | 389 |
| 54 | CAP2P | 409 | 389 |
| 55 | CAP2P | 335 | 389 |
| 56 | CAP2N | 261 | 389 |
| 57 | CAP2N | 187 | 389 |
| 58 | CAP4P | 113 | 389 |
| 59 | CAP4P | 39 | 389 |
| 60 | VSS | -35 | 389 |
| 61 | VSS | -109 | 389 |
| 62 | VRS | -183 | 389 |
| 63 | VRS | -257 | 389 |
| 64 | VDD2 | -331 | 389 |
| 65 | VDD | -405 | 389 |
| 66 | V4 | -479 | 389 |
| 67 | V4 | -553 | 389 |
| 68 | V3 | -627 | 389 |
| 69 | V3 | -701 | 389 |
| 70 | V2 | -775 | 389 |
| 71 | V2 | -849 | 389 |
| 72 | V1 | -923 | 389 |
| 73 | V1 | -997 | 389 |
| 74 | V0 | -1071 | 389 |
| 75 | V0 | -1145 | 389 |
| 76 | VR | -1219 | 389 |
| 77 | VR | -1293 | 389 |
| 78 | VDD | -1367 | 389 |
| 79 | VDD2 | -1441 | 389 |
| 80 | TEST0 | -1515 | 389 |
| 81 | TEST1 | -1589 | 389 |
| 82 | TEST2 | -1663 | 389 |
| 83 | TEST3 | -1737 | 389 |
| 84 | TEST4 | -1811 | 389 |
| 85 | TEST5 | -1885 | 389 |
| 86 | VDD | -1959 | 389 |
| 87 | M/S | -2033 | 389 |
| 88 | CLS | -2107 | 389 |
| 89 | VSS | -2181 | 389 |
| 90 | C86 | -2255 | 389 |
| 91 | P/S | -2329 | 389 |
| 92 | VDD | -2403 | 389 |
| 93 | /HPM | -2477 | 389 |
| 94 | VSS | -2551 | 389 |

Units: μ m


| S17565P | | | | | | |
|------------|------------------|----------------|--------------|--|--|--|
| PAD No. | PIN Name | Х | Υ | | | |
| 95 | IRS | -2625 | 389 | | | |
| 96 | VDD | -2699 | 389 | | | |
| 97 | SEL1 | -2773 | 389 | | | |
| 98 | VSS | -2847 | 389 | | | |
| 99 | SEL2 | -2921 | 389 | | | |
| 100 | VDD | -2995 | 389 | | | |
| 101 | SEL3 | -3069 | 389 | | | |
| 102 | VSS | -3143 | 389 | | | |
| 103 | Reserve | -3606 | 374 | | | |
| 104 | Reserve | -3664 | 374 | | | |
| 105 | Reserve | -3722 | 374 | | | |
| 106 | Reserve | -3780 | 374 | | | |
| 107 | Reserve | -3838 | 374 | | | |
| 108 | Reserve | -3896 | 374 | | | |
| 109 | COM[25] | -3954 | 374 | | | |
| 110 | COM[24] | -4012 | 374 | | | |
| 111 | COM[23] | -4070 | 374 | | | |
| 112 | COM[22] | -4128 | 374 | | | |
| 113 | COM[21] | -4186 | 374 | | | |
| 114 | COM[20] | -4244 | 374 | | | |
| 115 | (NC) | -4542 | 404 | | | |
| 116 | COM[19] | -4542 | 351 | | | |
| 117 | COM[18] | -4542 | 293 | | | |
| 118 | COM[17] | -4542 | 235 | | | |
| 119 | COM[17] | -4542 | 177 | | | |
| 120 | COM[15] | -4542 | 119 | | | |
| 121 | COM[14] | -4542 | 61 | | | |
| 122 | COM[14] | -4542 | 3 | | | |
| 123 | COM[13] | -4542 -4542 | -55 | | | |
| 124 | COM[12] | -4542 | -113 | | | |
| 125 | COM[10] | -4542 | -171 | | | |
| 126 | COM[9] | -4542 -4542 | -229 | | | |
| 127 | COM[8] | -4542 -4542 | -229 | | | |
| 128 | COM[7] | -4542 -4542 | -345 | | | |
| 129 | COM[6] | -4342 -4267 | -374 | | | |
| | | | | | | |
| 130 | COM[5] COM[4] | -4209 -4151 | -374 -374 | | | |
| | | | | | | |
| 132 | COM[3] COM[2] | -4093 4035 | -374 | | | |
| 133 134 | COM[2] | -4035 -3077 | -374 -374 | | | |
| | | -3977 | | | | |
| 135 | COM[0] | -3919 | -374 274 | | | |
| 136 | COMS2 | -3861 | -374 | | | |
| 137 | SEG[0] | -3803 | -374 | | | |
| 138 | SEG[1] | -3745 3697 | -374 274 | | | |
| 139 | SEG[2] | -3687 | -374 | | | |
| 140 | SEG[3] | -3629 | -374 | | | |
| 141 | SEG[4] | -3571 | -374 | | | |
| 142 | SEG[5] | -3513 | -374 | | | |
| 143 | SEG[6] | -3455 | -374 | | | |
| 144 | SEG[7] | -3397 | -374 | | | |
| 145 | SEG[8] | -3339 | -374 | | | |
| 146 | SEG[9] | -3281 | -374 | | | |

| PAD No. | PIN Name | Х | Y |
|------------|----------|-------|------|
| 147 | SEG[10] | -3223 | -374 |
| 148 | SEG[11] | -3165 | -374 |
| 149 | SEG[12] | -3107 | -374 |
| 150 | SEG[13] | -3049 | -374 |
| 151 | SEG[14] | -2991 | -374 |
| 152 | SEG[15] | -2933 | -374 |
| 153 | SEG[16] | -2875 | -374 |
| 154 | SEG[17] | -2817 | -374 |
| 155 | SEG[18] | -2759 | -374 |
| 156 | SEG[19] | -2701 | -374 |
| 157 | SEG[20] | -2643 | -374 |
| 158 | SEG[21] | -2585 | -374 |
| 159 | SEG[22] | -2527 | -374 |
| 160 | SEG[23] | -2469 | -374 |
| 161 | SEG[24] | -2411 | -374 |
| 162 | SEG[25] | -2353 | -374 |
| 163 | SEG[26] | -2295 | -374 |
| 164 | SEG[27] | -2237 | -374 |
| 165 | SEG[28] | -2179 | -374 |
| 166 | SEG[29] | -2121 | -374 |
| 167 | SEG[30] | -2063 | -374 |
| 168 | SEG[31] | -2005 | -374 |
| 169 | SEG[32] | -1947 | -374 |
| 170 | SEG[33] | -1889 | -374 |
| 171 | SEG[34] | -1831 | -374 |
| 172 | SEG[35] | -1773 | -374 |
| 173 | SEG[36] | -1715 | -374 |
| 174 | SEG[37] | -1657 | -374 |
| 175 | SEG[38] | -1599 | -374 |
| 176 | SEG[39] | -1541 | -374 |
| 177 | SEG[40] | -1483 | -374 |
| 178 | SEG[41] | -1425 | -374 |
| 179 | SEG[42] | -1367 | -374 |
| 180 | SEG[43] | -1309 | -374 |
| 181 | SEG[44] | -1251 | -374 |
| 182 | SEG[45] | -1193 | -374 |
| 183 | SEG[46] | -1135 | -374 |
| 184 | SEG[47] | -1077 | -374 |
| 185 | SEG[48] | -1019 | -374 |
| 186 | SEG[49] | -961 | -374 |
| 187 | SEG[50] | -903 | -374 |
| 188 | SEG[51] | -845 | -374 |
| 189 | SEG[52] | -787 | -374 |
| 190 | SEG[53] | -729 | -374 |
| 191 | SEG[54] | -671 | -374 |
| 192 | SEG[55] | -613 | -374 |
| 193 | SEG[56] | -555 | -374 |
| 194 | SEG[57] | -497 | -374 |
| 195 | SEG[57] | -439 | -374 |
| 196 | SEG[58] | -381 | -374 |
| 197 | SEG[60] | -323 | -374 |
| 198 | SEG[61] | -265 | -374 |
| | | | U, T |

| PAD No. | PIN Name | Х | Υ |
|------------|----------|------|------|
| 199 | SEG[62] | -207 | -374 |
| 200 | SEG[63] | -149 | -374 |
| 201 | SEG[64] | -91 | -374 |
| 202 | SEG[65] | -33 | -374 |
| 203 | SEG[66] | 25 | -374 |
| 204 | SEG[67] | 83 | -374 |
| 205 | SEG[68] | 141 | -374 |
| 206 | SEG[69] | 199 | -374 |
| 207 | SEG[70] | 257 | -374 |
| 208 | SEG[71] | 315 | -374 |
| 209 | SEG[72] | 373 | -374 |
| 210 | SEG[73] | 431 | -374 |
| 211 | SEG[74] | 489 | -374 |
| 212 | SEG[75] | 547 | -374 |
| 213 | SEG[76] | 605 | -374 |
| 214 | SEG[77] | 663 | -374 |
| 215 | SEG[78] | 721 | -374 |
| 216 | SEG[79] | 779 | -374 |
| 217 | SEG[80] | 837 | -374 |
| 218 | SEG[81] | 895 | -374 |
| 219 | SEG[82] | 953 | -374 |
| 220 | SEG[83] | 1011 | -374 |
| 221 | SEG[84] | 1069 | -374 |
| 222 | SEG[85] | 1127 | -374 |
| 223 | SEG[86] | 1185 | -374 |
| 224 | SEG[87] | 1243 | -374 |
| 225 | SEG[88] | 1301 | -374 |
| 226 | SEG[89] | 1359 | -374 |
| 227 | SEG[90] | 1417 | -374 |
| 228 | SEG[91] | 1475 | -374 |
| 229 | SEG[92] | 1533 | -374 |
| 230 | SEG[93] | 1591 | -374 |
| 231 | SEG[94] | 1649 | -374 |
| 232 | SEG[95] | 1707 | -374 |
| 233 | SEG[96] | 1765 | -374 |
| 234 | SEG[97] | 1823 | -374 |
| 235 | SEG[98] | 1881 | -374 |
| 236 | SEG[99] | 1939 | -374 |
| 237 | SEG[100] | 1997 | -374 |
| 238 | SEG[101] | 2055 | -374 |
| 239 | SEG[102] | 2113 | -374 |
| 240 | SEG[103] | 2171 | -374 |
| 241 | SEG[104] | 2229 | -374 |
| 242 | SEG[105] | 2287 | -374 |
| 243 | SEG[106] | 2345 | -374 |
| 244 | SEG[107] | 2403 | -374 |
| 245 | SEG[108] | 2461 | -374 |

| PAD No. | PIN Name | X | Υ |
|------------|----------|------|------|
| 246 | SEG[109] | 2519 | -374 |
| 247 | SEG[110] | 2577 | -374 |
| 248 | SEG[111] | 2635 | -374 |
| 249 | SEG[112] | 2693 | -374 |
| 250 | SEG[113] | 2751 | -374 |
| 251 | SEG[114] | 2809 | -374 |
| 252 | SEG[115] | 2867 | -374 |
| 253 | SEG[116] | 2925 | -374 |
| 254 | SEG[117] | 2983 | -374 |
| 255 | SEG[118] | 3041 | -374 |
| 256 | SEG[119] | 3099 | -374 |
| 257 | SEG[120] | 3157 | -374 |
| 258 | SEG[121] | 3215 | -374 |
| 259 | SEG[122] | 3273 | -374 |
| 260 | SEG[123] | 3331 | -374 |
| 261 | SEG[124] | 3389 | -374 |
| 262 | SEG[125] | 3447 | -374 |
| 263 | SEG[126] | 3505 | -374 |
| 264 | SEG[127] | 3563 | -374 |
| 265 | SEG[128] | 3621 | -374 |
| 266 | SEG[129] | 3679 | -374 |
| 267 | SEG[130] | 3737 | -374 |
| 268 | SEG[131] | 3795 | -374 |
| 269 | Reserve | 3853 | -374 |
| 270 | Reserve | 3911 | -374 |
| 271 | Reserve | 3969 | -374 |
| 272 | Reserve | 4027 | -374 |
| 273 | Reserve | 4085 | -374 |
| 274 | Reserve | 4143 | -374 |
| 275 | COM[26] | 4201 | -374 |
| 276 | COM[27] | 4259 | -374 |
| 277 | COM[28] | 4542 | -345 |
| 278 | COM[29] | 4542 | -287 |
| 279 | COM[30] | 4542 | -229 |
| 280 | COM[31] | 4542 | -171 |
| 281 | COM[32] | 4542 | -113 |
| 282 | COM[33] | 4542 | -55 |
| 283 | COM[34] | 4542 | 3 |
| 284 | COM[35] | 4542 | 61 |
| 285 | COM[36] | 4542 | 119 |
| 286 | COM[37] | 4542 | 177 |
| 287 | COM[38] | 4542 | 235 |
| 288 | COM[39] | 4542 | 293 |
| 289 | COM[40] | 4542 | 351 |
| 290 | (NC) | 4542 | 404 |
| | | | |

BLOCK DIAGRAM



PIN DESCRIPTIONS

Power Supply Pins

| Pin Name | I/O | Function | | | | | | | | |
|------------------------------|-----------------|--|----|--|--|--|--|--|--|--|
| VDD | Power Supply | Power supply | 13 | | | | | | | |
| VDD2 | Power Supply | Power supply | 10 | | | | | | | |
| VSS | Power Supply | Ground | 2 | | | | | | | |
| VRS | Power Supply | This is the internal-output VREG power supply for the LCD power supply voltage regulator. | 2 | | | | | | | |
| V0, V1, V2, V3, V4,Vss | Power Supply | This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on Vss, and must maintain the relative magnitudes shown below. $V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge Vss$ When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command. $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | | | | | |

LCD Power Supply Pins

| Pin Name | I/O | Function | No. of Pins |
|----------|-----|---|-------------|
| CAP1P | 0 | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal. | 4 |
| CAP1N | 0 | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1P terminal. | 2 |
| CAP2P | 0 | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2N terminal. | 2 |
| CAP2N | 0 | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2P terminal. | 2 |
| CAP3P | 0 | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal. | 2 |
| CAP4P | 0 | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2N terminal. | |
| CAP5P | 0 | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal. | 2 |
| VOUT | 0 | DC/DC voltage converter. Connect a capacitor between this terminal and VSS or VDD | 2 |
| VR | I | Output voltage regulator terminal. Provides the voltage between VSS and V0 through a resistive voltage divider. IRS = "L": the V0 voltage regulator internal resistors are not used. IRS = "H": the V0 voltage regulator internal resistors are used. | 2 |

System Bus Connection Pins

| Pin Name | I/O | Function | | | | | | |
|---------------------------------|-----|---|--|--|--|-----------------|----------------|---|
| D5 to D0 D6 (SCL) D7 (SI) | I/O | This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. When the serial interface (SPI-4) is selected (P/S = "L"): D7: serial data input (SI); D6: the serial clock input (SCL). D0 to D5 should be connected to VDD or floating. When the chip select is not active, D0 to D7 are set to high impedance. | | | | | | |
| A0 | I | determine A0 = "H": A0 = "L": | nnect to the least es whether the data Indicates that D0 t Indicates that D0 t | a bits are dat to D7 are disp o D7 are con | a or command play data. trol data. | d. | | 1 |
| /RES | I | | ES is set to "L", the operation is perfo | | | | | 1 |
| /CS1 CS2 | I | | e chip select signa active, and data/c | | | 2 = "H", then t | he chip select | 2 |
| /RD (E) | I | 8080 MPI The data • When co | When connected to 8080 series MPU, this pin is treated as the "/RD" signal of the 8080 MPU and is LOW-active. The data bus is in an output status when this signal is "L". When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active. This is the enable clock input terminal of the 6800 Series MPU. | | | | | |
| /WR (R/W) | I | 8080 MPI The signa • When co 6800 MPI When R/V | When connected to 8080 series MPU, this pin is treated as the "/WR" signal of the 8080 MPU and is LOW-active. The signals on the data bus are latched at the rising edge of the /WR signal. When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type: When R/W = "H": Read. When R/W = "L": Write. | | | | | |
| C86 | I | C86 = "H" | This is the MPU interface selection pin. C86 = "H": 6800 Series MPU interface. C86 = "L": 8080 Series MPU interface. | | | | | |
| P/S | I | This pin configures the interface to be parallel mode or serial mode. P/S = "H": Parallel data input/output. P/S = "L": Serial data input. The following applies depending on the P/S status: P/S Data/Command Data Read/Write Serial Clock "H" A0 D0 to D7 /RD, /WR X "L" A0 SI (D7) Write only SCL (D6) When P/S = "L", D0 to D5 must be fixed to "H". /RD (E) and /WR (R/W) are fixed to either "H" or "L". The serial access mode does NOT support read operation. | | | | | | 1 |

| Pin Name | I/O | Function | No. of Pins | | | | |
|----------------------|-----|--|-------------|--|--|--|--|
| CLS | I | Selection pin to enable or disable the internal display clock oscillator circuit. CLS = "H": use internal oscillator circuit. CLS = "L": use external clock input (internal oscillator is disabled). When CLS = "L", input the external display clock through the CL terminal. | 1 | | | | |
| M/S | I | This terminal selects the master/slave operation for the ST7565P Series chips. Master operation outputs the timing signals that are required for the LCD display, while slave operation input the timing signals required for the liquid crystal display. That synchronized the liquid crystal display system between Master and Slave. M/S = "H" Master operation M/S = "L" Slave operation M/S CLS Oscillator Circuit Power Supply CL FR FRS DOF Circuit "H" "H" Enabled Enabled Output Output Output Output Output "L" Disabled Enabled Input Output Output Input "L" "H" Disabled Disabled Input Input Output Input | 1 | | | | |
| CL | I/O | This is the display clock input terminal The following is true depending on the M/S and CLS status. M/S CLS CL "H" "H" Output Input "L" Input "L" Input "L" Input "Input Input "L" Input | | | | | |
| FR | 0 | This is the liquid crystal alternating current signal terminal. | 1 | | | | |
| /DOF | 0 | This is the LCD blanking control terminal. | 1 | | | | |
| FRS | 0 | This is the output terminal for the static drive. This terminal is only enabled when the static indicator display is ON and is used in conjunction with the FR terminal. | | | | | |
| IRS | I | This terminal selects the resistors for the V0 voltage level adjustment. IRS = "H": Use the internal resistors IRS = "L": Do not use the internal resistors. The V0 voltage level is regulated by an external resistive voltage divider attached to the VR terminal | | | | | |
| /HPM | I | This is the power control terminal for the power supply circuit for liquid crystal drive. /HPM = "H": Normal mode /HPM = "L": High power mode | | | | | |
| SEL3 SEL2 SEL1 | I | These pins are DUTY selection. SEL 3, 2, 1 DUTY BIAS 0, 0, 0, 0 1/65 1/9 or 1/7 0, 0, 1 1/49 1/8 or 1/6 0, 1, 0 1/33 1/6 or 1/5 0, 1, 1 1/55 1/8 or 1/6 1, 0, 0 1/53 1/8 or 1/6 1, X, X | 3 | | | | |
| TEST0 ~ 5 | I | These are terminals for IC testing. They are set to open. | 6 | | | | |

LCD Driver Pins

| Pin Name | I/O | | Function | | | | | |
|----------|-----|---|----------|---|-----------------|---|-----|--|
| | | | | | | ation of the contents of cted from Vss, V3, V2 | | |
| | | RAM DATA | FR | Output | : Voltage | | | |
| SEG0 | | RAWIDATA | FK | Normal Display | Reverse Display | | | |
| to | 0 | Н | Н | V0 | V2 | | 132 | |
| SEG131 | | Н | L | Vss | V3 | | | |
| | | L | Н | V2 | V0 | | | |
| | | | L | L | V3 | Vss | | |
| | | Power save | | \ | /ss |] | | |
| | | | | on of the contents of d from Vss, V4, V1 a | | vith the FR signal, a | | |
| | | Scan Data | FR | Output Voltage | | | | |
| COM0 | | Н | Н | Vss | | | | |
| to | 0 | Н | L | V ₀ | | | 67 | |
| COMn | | L | Н | V1 | | | | |
| | | L | L | V4 | | | | |
| | | Power save | | Vss | | | | |
| COMS | 0 | These are the COM output terminals for the indicator. Both terminals output the same signal. Leave these open if they are not used. | | | | | 2 | |

ST7565P I/O PIN ITO Resister Limitation

| PIN Name | ITO Resister |
|---|---------------|
| FR, /DOF, FRS, C86, P/S, M/S, /HPM,SEL1SEL3, CLS, IRS | No Limitation |
| TEST05 | Floating |
| V_{DD} , V_{DD2} , V_{SS} , V_{OUT} , VR , VRS | <100Ω |
| V0, V1, V2, V3, V4, CAP1P, CAP1N, CAP2P, CAP2N, CAP3P, CAP4P, CAP5P | <500Ω |
| /CS1, CS2, CL, E, R/W, A0, D0D7, | <1ΚΩ |
| /RES | <10ΚΩ |

DESCRIPTION OF FUNCTIONS

The MPU Interface

Selecting the Interface Type

With the ST7565P chips, data transfers are done through an 8-bit parallel data bus (D7 to D0) or through a serial data input (SI). By setting the P/S terminal to "H" or "L", it sets the

access mode to be either parallel or serial mode as shown in Table 1.

Table 1

| P/S | /CS1 | CS2 | Α0 | /RD | /WR | C86 | D7 | D6 | D5~D0 |
|------------------|------|-----|----|-----|-----|-----|----|-----|-------|
| H: Parallel mode | /CS1 | CS2 | A0 | /RD | /WR | C86 | D7 | D6 | D5~D0 |
| L: Serial mode | /CS1 | CS2 | A0 | _ | _ | _ | SI | SCL | (HZ) |

[&]quot;-" indicates fixed to either "H" or to "L"

The Parallel Interface

When the parallel interface has been selected (P/S ="H"), the interface can be connected directly to either 8080 or

6800 Series MPU (as shown in Table 2) by setting the C86 terminal to either "H" or "L".

Table 2

| C86 (P/S=H) | /CS1 | CS2 | Α0 | E(/RD) | R/W(/WR) | D7~D0 |
|----------------|------|-----|----|--------|----------|-------|
| H: 6800 Series | /CS1 | CS2 | A0 | Е | R/W | D7~D0 |
| L: 8080 Series | /CS1 | CS2 | A0 | /RD | /WR | D7~D0 |

Moreover, data bus signals are recognized according to the combination of A0, /RD (E), /WR (R/W) signals.

The functions are shown as below in Table 3.

Table 3

| Shared | 6800 Series | 8080 | Series | Function |
|--------|-------------|------|--------|------------------------------|
| A0 | R/W | /RD | /WR | FullCuon |
| 1 | 1 | 0 | 1 | Reads the display data |
| 1 | 0 | 1 | 0 | Writes the display data |
| 0 | 1 | 0 | 1 | Status read |
| 0 | 0 | 1 | 0 | Write control data (command) |

The Serial Interface

When the serial interface has been selected (P/S = "L") then when the chip is in active state (/CS1 = "L" and CS2 = "H") the serial data input (SI) and the serial clock input (SCL) can be received. The serial data is read from the serial data input pin in the rising edge of the serial clocks D7, D6 through D0, in this order. This data is converted to 8 bits parallel data in the rising edge of the eighth serial clock for the processing.

The A0 input is used to determine whether or the serial data input is display data or command data; when A0 = "H", the data is display data, and when A0 = "L" then the data is command data. The A0 input is read and used for detection every 8th rising edge of the serial clock after the chip becomes active. Figure 1 is a serial interface signal chart.




Figure 1

- * When the chip is not active, the shift registers and the counter are reset to their initial states.
- * Reading is not possible while in serial interface mode.
- * Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend that operation be rechecked on the actual equipment.

The Chip Select

The ST7565P have two chip select terminals: /CS1 and CS2. The MPU interface or the serial interface is enabled only when /CS1 = "L" and CS2 = "H".

When the chip select is inactive, D0 to D7 enter a high impedance state, and the A0, /RD, and /WR inputs are inactive. When the serial interface is selected, the shift register and the counter are reset.

The Accessing the Display Data RAM and the Internal Registers

Data transfer at a higher speed is ensured since the MPU is required to satisfy the cycle time (tCYC) requirement alone in accessing the ST7565P. Wait time may not be considered. And, in the ST7565P, each time data is sent from the MPU, a type of pipeline process between LSIs is performed through the bus holder attached to the internal data bus. Internal data bus

For example, when the MPU writes data to the display data RAM, once the data is stored in the bus holder, then it is written to the display data RAM before the next data write cycle. Moreover, when the MPU reads the display data RAM,

the first data read cycle (dummy) stores the read data in the bus holder, and then the data is read from the bus holder to the system bus at the next data read cycle.


There is a certain restriction in the read sequence of the display data RAM. Please be advised that data of the specified address is not generated by the read instruction issued immediately after the address setup. This data is generated in data read of the second time. Thus, a dummy read is required whenever the address setup or write cycle operation is conducted.


This relationship is shown in Figure 2.

The Busy Flag

When the busy flag is "1" it indicates that the ST7565P is running internal processes, and at this time no command aside from a status read will be received. The busy flag is outputted to D7 pin with the read instruction. If the cycle time

(tcyc) is maintained, it is not necessary to check for this flag before each command. This makes vast improvements in MPU processing capabilities possible.






Display Data RAM

The display data RAM stores the dot data for the LCD. It has a 65 (8 page x 8 bit +1) x 132 bit structure.


As is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the LCD display common direction; there are few constraints at the time of display data transfer when multiple ST7565P are used, thus and display structures can be created easily and with a high degree of



Display data RAM

freedom.

Moreover, reading from and writing to the display RAM from the MPU side is performed through the I/O buffer, which is an independent operation from signal reading for the liquid crystal driver. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, it will not cause adverse effects on the display (such as flickering).



Liquid crystal display

Figure 3

The Page Address Circuit

Page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access. Page address 8 (D3, D2, D1, D0 = 1, 0, 0, 0) is a special RAM for icons, and only display data D0 is used. (see Figure 4)

The Column Addresses

The display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed continuously. Moreover, the incrementing of column addresses stops with 83H. Because the column address is independent of the page address, when moving, for example, from page 0 column 83H to page 1 column 00H,

it is necessary to respective both the page address and the column address.

Furthermore, as is shown in Table 4, the ADC command (segment driver direction select command) can be used to reverse the relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the LCD module is assembled can be minimized. As is shown in Figure 4,

Table 4


| SEG Output ADC | SEG0 | | SEG 131 |
|-------------------|--------|---|---------|
| (D0) "0" | 0 (H) | \rightarrow Column Address \rightarrow | 83 (H) |
| (D0) "1" | 83 (H) | $\leftarrow \text{Column Address} \leftarrow$ | 0 (H) |

The Line Address Circuit

The line address circuit, as shown in Table 4, specifies the line address relating to the COM output when the contents of the display data RAM are displayed. Using the display start line address set command, what is normally the top line of the display can be specified (this is the COMO output when the common output mode is normal, and the COM63 output

for ST7565P, the detail is shown page.11 The display area is a 65 line area for the ST7565P.

If the line addresses are changed dynamically using the display start line address set command, screen scrolling, page swapping, etc. can be performed.



The Display Data Latch Circuit

The display data latch circuit is a latch that temporarily stores the display data that is output to the liquid crystal driver circuit from the display data RAM.

Because the display normal/reverse status, display ON/OFF

status, and display all points ON/OFF commands control only the data within the latch, they do not change the data within the display data RAM itself.

The Oscillator Circuit

This is a CR-type oscillator that produces the display clock. The oscillator circuit is only enabled when M/S= "H" and CLS= "H".

When CLS = "L" the oscillation stops, and the external clock is input through the CL terminal.

Display Timing Generator Circuit

The display timing generator circuit generates the timing signal to the line address circuit and the display data latch circuit using the display clock. The display data is latched into the display data latch circuit synchronized with the display clock, and is output to the data driver output terminal. Reading to the display data liquid crystal driver circuits is completely independent of accesses to the display data RAM by the MPU. Consequently, even if the display data

RAM is accessed asynchronously during liquid crystal display, there is absolutely no adverse effect (such as flickering) on the display.

Moreover, the display timing generator circuit generates the common timing and the liquid crystal alternating current signal (FR) from the display clock. It generates a drive wave form using a 2 frame alternating current drive method, as is shown in Figure 5, for the liquid crystal drive circuit.

Two-frame alternating current drive waveform




Figure 5

The Common Output Status Select Circuit

In the ST7565P chips, the COM output scan direction can be selected by the common output status select command.

(See Table 6.) Consequently, the constraints in IC layout at the time of LCD module assembly can be minimized.

Table 6

| Status | | C | OM Scan Directio | n | |
|---------|--------------------------|------------------|------------------|--------------|--------------|
| Status | 1/65 DUTY | 1/49 DUTY | 1/33 DUTY | 1/55 DUTY | 1/53 DUTY |
| Normal | COM0 → COM63 | COM0 → COM47 | COM0 → COM31 | COM0 → COM53 | COM0 → COM51 |
| Reverse | $COM63 \rightarrow COM0$ | $COM47 \to COM0$ | COM31 → COM0 | COM53 → COM0 | COM51 → COM0 |

| Duty | Com | | | | Common output pins | | | | | |
|------|-----|------------|------------|---|--------------------|------------|-----------|-----------|------|--|
| Duty | dir | com[0:15] | com[16:23] | 16:23] com[24:26] com[27:36] com[37:39] com[40:47] com[48:63] | | | | | coms | |
| 1/65 | 0 | | | | com[0:63] | | | | coms | |
| 1/03 | 1 | | | | com[63:0] | | | | coms | |
| 1/49 | 0 | com[| 0:23] | | reserve | | com[2 | 24:47] | coms | |
| 1/49 | 1 | com[4 | com[47:24] | | | | com[| com[23:0] | | |
| 1/33 | 0 | com[0:15] | | | reserve com[16:31] | | | | | |
| 1/33 | 1 | com[31:16] | | | reserve | | | com[15:0] | coms | |
| 1/55 | 0 | | com[0:26] | | reserve | | | coms | | |
| 1/33 | 1 | | com[53:27] | | | | com[26:0] | | coms | |
| 1/53 | 0 | | com[0:25] | | | com[26:51] | | | coms | |
| 1/33 | 1 | | com[51:26] | | reserve | | com[25:0] | | coms | |

The LCD Driver Circuits

These are a 187-channel that generates four voltage levels for driving the LCD. The combination of the display data, the COM scan signal, and the FR signal produces the liquid crystal drive voltage output.

Figure 6 shows examples of the SEG and COM output wave form.




Figure 6

The Power Supply Circuits

The power supply circuits are low-power consumption power supply circuits that generate the voltage levels required for the LCD drivers. They are Booster circuits, voltage regulator circuits, and voltage follower circuits. They are only enabled in master operation. The power supply circuits can turn the Booster circuits, the voltage regulator circuits, and the voltage follower circuits ON or OFF independently through the use of the Power Control Set command. Consequently. it is possible to make an external power supply and the internal power supply function somewhat in parallel. Table 7 shows the Power Control Set Command 3-bit data control function, and Table 8 shows reference combinations.

Table 7

| bit | function | Sta "1" | tus "0" |
|----------------|--|----------------|------------|
| D2 D1 D0 | Booster circuit control bit Voltage regulator circuit control bit (V/R circuit) Voltage follower circuit control bit (V/F circuit) | ON ON ON | OFF OFF |

The Control Details of Each Bit of the Power Control Set Command

Table 8

| Use Settings | D2 | D1 | D0 | Voltage booster | _ | Voltage follower | External voltage input | Step-up voltage |
|--|----|----|----|--------------------|-----|---------------------|----------------------------------|--------------------|
| Only the internal power supply is used | 1 | 1 | 1 | ON | ON | ON | VDD2 | Used |
| Only the voltage regulator circuit and the voltage follower circuit are used | 0 | 1 | 1 | OFF | ON | ON | VOUT, VDD2 | Open |
| Only the V/F circuit is used | 0 | 0 | 1 | OFF | OFF | ON | V0, VDD2 | Open |
| Only the external power supply is used | 0 | 0 | 0 | OFF | OFF | OFF | V ⁰ to V ⁴ | Open |

Reference Combinations

The Step-up Voltage Circuits

Using the step-up voltage circuits equipped within the ST7565P chips it is possible to product a 2X,3X,4X,5X or 6X step-up of the Vss - VDD2 voltage levels.

6X step-up: Connect capacitor C1 between CAP1N and

CAP1P, between CAP2N and CAP2P, between CAP1N and CAP3P, between CAP2N and CAP4P.between CAP1N and CAP5P, and between VDD2 and VOUT, to produce a voltage level in the positive direction at the VOUT terminal that is 6 times the voltage level between Vss and VDD2.

5X step-up: Connect capacitor C1 between CAP1N and CAP1P, between CAP2N and CAP2P, between CAP1N and CAP3P, between CAP2N and CAP4P, and between VDD2 and VOUT, to produce a voltage level in the positive direction at the VOUT terminal that is 5 times the voltage level between Vss and VDD2.

4X step-up: Connect capacitor C1 between CAP1N and CAP1P, between CAP2N and CAP2P, between CAP1N and CAP3P, and between VDD2 and VOUT, to produce a voltage level in the positive direction at the VOUT terminal that is 4 times the voltage level between Vss and VDD2.


3X step-up: Connect capacitor C1 between CAP1N and CAP1P, between CAP2N and CAP2P and between VDD2 and VOUT, and short between CAP3P and VOUT to produce voltages level in the positive direction at the VOUT terminal that is 3 times the voltage difference between Vss and VDD2.

2X step-up: Connect capacitor C1 between CAP1N and CAP1P, and between VDD2 and VOUT, leave CAP2N open, and short between CAP2P, CAP3P and VOUT to produce a voltage in the positive direction at the VOUT terminal that Is twice the voltage between vss and VDD2.

The step-up voltage relationships are shown in Figure 7.

^{*} The "step-up system terminals" refer CAP1N, CAP1P, CAP2N, CAP2P, and CAP3N.

While other combinations, not shown above, are also possible, these combinations are not recommended because they have no practical use.



^{*} The VDD2 voltage range must be set so that the Vout terminal voltage does not exceed the absolute maximum rated value.

^{*} The maximum voltage of the booster capacitor terminals are : V_{MAX} : CAP5P > CAP4P > CAP3P > CAP2P > CAP1P > CAP2N = CAP1N.

The Voltage Regulator Circuit

The step-up voltage generated at VOUT outputs the LCD driver voltage Vo through the voltage regulator circuit. Because the ST7565P chips have an internal high-accuracy fixed voltage power supply with a 64-level electronic volume

function and internal resistors for the Vo voltage regulator, systems can be constructed without having to include high-accuracy voltage regulator circuit components. (VREG thermal gradients approximate -0.05%/°C)

(A) When the V0 Voltage Regulator Internal Resistors Are Used

Through the use of the V₀ voltage regulator internal resistors and the electronic volume function the liquid crystal power supply voltage V₀ can be controlled by commands alone (without adding any external resistors), making it possible to

adjust the liquid crystal display brightness. The Vo voltage can be calculated using equation A-1 over the range where |Vo| < |VouT|.

$$Vo = \left(1 + \frac{Rb}{Ra}\right) \bullet VEV$$

$$= \left(1 + \frac{Rb}{Ra}\right) \bullet \left(1 - \frac{\alpha}{162}\right) \bullet VREG$$

$$\left[\because VEV = \left(1 - \frac{\alpha}{162}\right) \bullet VREG\right]$$




Figure 8

VREG is the IC-internal fixed voltage supply, and its voltage at Ta = 25℃ is as shown in Table 9.

Table 9

| Part no. | Equipment Type | Thermal Gradient | VREG |
|----------|-----------------------|------------------|------|
| ST7565P | Internal Power Supply | -0.05 %/℃ | 2.1V |

 α is set to 1 level of 64 possible levels by the electronic volume function depending on the data set in the 6-bit electronic volume registers. Table 10 shows the value for α depending on the electronic volume register settings.

Rb/Ra is the Vo voltage regulator internal resistor ratio, and can be set to 8 different levels through the Vo voltage regulator internal resistor ratio set command. The (1 + Rb/Ra) ratio assumes the values shown in Table 11 depending on the 3-bit data settings in the Vo voltage regulator internal resistor ratio register.

Table 10

| D5 | D4 | D3 | D2 | D1 | D0 | α |
|----|----|----|----|----|----|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 63 |
| 0 | 0 | 0 | 0 | 0 | 1 | 62 |
| 0 | 0 | 0 | 0 | 1 | 0 | 61 |
| | | | | | | : |
| | | | | | | : |
| 1 | 1 | 1 | 1 | 0 | 1 | 2 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 |

Vo voltage regulator internal resistance ratio register value and (1 + Rb/Ra) ratio (Reference value)

Table 11

| R | egist | er | ST7565P |
|----|-------|----|---------------|
| D2 | D1 | D0 | (1) −0.05 %/℃ |
| 0 | 0 | 0 | 3.0 |
| 0 | 0 | 1 | 3.5 |
| 0 | 1 | 0 | 4.0 |
| 0 | 1 | 1 | 4.5 |
| 1 | 0 | 0 | 5.0 |
| 1 | 0 | 1 | 5.5 |
| 1 | 1 | 0 | 6.0 |
| 1 | 1 | 1 | 6.5 |

Figures 9, 10 show V₀ voltage measured by values of the internal resistance ratio resistor for V₀ voltage adjustment and electric volume resister for each temperature grade model.




Figure 9 : (1) For ST7565P the Thermal Gradient = -0.05%/°C

The Vo voltage as a function of the Vo voltage regulator internal resistor ratio register and the electronic volume register.

Setup example: When selecting Ta = 25°C and V 0 = 7V for an ST7565P on which Temperature gradient = -0.05%/°C. Using Figure 9 and the equation A-1, the following setup is enabled.

At this time, the variable range and the notch width of the Vo voltage is, as shown Table 13, as dependent on the electronic volume.

| Table 12 | | | | | | |
|--------------------------|----------|----|----|-----|----|----|
| Contents | Register | | | | | |
| Contents | | D4 | D3 | D2 | D1 | D0 |
| For Vo voltage regulator | _ | _ | _ | - 0 | 1 | 0 |
| Electronic Volume | 1 | 0 | 0 | 1 | 0 | 1 |

Table 13

| Vo | Min | Тур | Max | Units |
|----------------|-----------------|---------------------|---------------|-------|
| Variable Range | 5.1 (63 levels) | 7.0 (central value) | 8.4 (0 level) | [V] |
| Notch width | | 51 | | [mV] |

(B) When an External Resistance is Used (The V0 Voltage Regulator Internal Resistors Are Not Used) (1)

The liquid crystal power supply voltage V₀ can also be set without using the V₀ voltage regulator internal resistors (IRS terminal = "L") by adding resistors Ra' and Rb' between VDD and VR, and between VR and V₀, respectively. When this is done, the use of the electronic volume function makes it possible to adjust the brightness of the liquid crystal display

by controlling the liquid crystal power supply voltage V₀ through commands.

In the range where $|V_0| < |V_{OUT}|$, the V0 voltage can be calculated using equation B-1 based on the external resistances Ra' and Rb'.

$$V_0 = \left(1 + \frac{Rb'}{Ra'}\right) \bullet V_{EV}$$

$$= \left(1 + \frac{Rb'}{Ra'}\right) \bullet \left(1 - \frac{\alpha}{162}\right) \bullet V_{REG}$$

$$\left[\because V_{EV} = \left(1 - \frac{\alpha}{162}\right) \bullet V_{REG} \right]$$




Figure 11

Setup example: When selecting Ta = 25°C and V 0 = 7 V for ST7565P the temperature gradient = -0.05%°C. When the central value of the electron volume register is (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0), then α = 31 and VREG = 2.1V so, according to equation B-1,

$$Vo = \left(1 + \frac{Rb'}{Ra'}\right) \bullet \left(1 - \frac{\alpha}{162}\right) \bullet V_{REG}$$

$$7V = \left(1 + \frac{Rb'}{Ra'}\right) \bullet \left(1 - \frac{31}{162}\right) \bullet (2.1)$$

Moreover, when the value of the current running through Ra' and Rb' is set to 5 uA,

$$Ra' + Rb' = 1.4M\Omega$$
 (Equation B-3)

Consequently, by equations B-2 and B-3,

$$\frac{Rb'}{Ra'} = 3.12$$

$$Ra' = 340k\Omega$$

$$Rh' = 1060k\Omega$$

At this time, the Vo voltage variable range and notch width, based on the electron volume function, is as given in Table 14.

| Ta | bl | e 1 | 4 |
|----|----|-----|---|
|----|----|-----|---|

| V0 | Min | Тур | Max | Units |
|-------------------------------|-----------------|---------------------------|---------------|-------------|
| Variable Range Notch width | 5.3 (63 levels) | 7.0 (central value) 52 | 8.6 (0 level) | [V] [mV] |

(C) When External Resistors are Used (The V0 Voltage Regulator Internal Resistors Are Not Used) (2)

When the external resistor described above are used, adding a variable resistor as well makes it possible to perform fine adjustments on Ra' and Rb', to set the liquid crystal drive voltage Vo. In this case, the use of the electronic volume function makes it possible to control the liquid crystal power supply voltage Vo by commands to adjust the liquid


crystal display brightness.

In the range where $|V_0| < |V_0UT|$ the V_0 voltage can be calculated by equation C-1 below based on the R₁ and R₂ (variable resistor) and R₃ settings, where R₂ can be subjected to fine adjustments (Δ R₂).

$$V_0 = \left(1 + \frac{R3 + R2 - \Delta R^2}{R1 + \Delta R^2}\right) \bullet V_{EV}$$

$$= \left(1 + \frac{R3 + R2 - \Delta R^2}{R1 + \Delta R^2}\right) \bullet \left(1 - \frac{\alpha}{162}\right) \bullet V_{REG}$$

$$\begin{bmatrix} \therefore V_{EV} = \left(1 - \frac{\alpha}{162}\right) \bullet V_{REG} \end{bmatrix}$$



Setup example: When selecting Ta = 25 $^{\circ}$ C and V 0= 5 to 9 V (using R2) for an ST7565P the temperature gradient = -0.05 $^{\circ}$ /°C.

When the central value for the electronic volume register is set at (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0), then α = 31 and VREG = 2.1 V so, according to equation C-1, when Δ R₂ = 0 Ω , in order to make V₀ = 9 V.

$$9V = \left(1 + \frac{R3 + R2}{R1}\right) \bullet \left(1 - \frac{31}{162}\right) \bullet (2.1)$$

When $\triangle R_2 = R_2$, in order to make V = -5 V,

$$5V = \left(1 + \frac{R3}{R1 + R2}\right) \bullet \left(1 - \frac{31}{162}\right) \bullet (2.1)$$

When the current flowing VDD and V0 is set to 5 uA,

 $R_1 + R_2 + R_3 = 1.4M\Omega$ (Equation C-4) With this, according to equation C-2, C-3 and C-4,

$$R1 = 264k\Omega$$

$$R2 = 211k\Omega$$

$$R3 = 925k\Omega$$

The Vo voltage variable range and notch width based on the electron volume function is as shown in Table 15.

Table 15

| | | 100010 10 | | |
|-------------------------------|-----------------|---------------------------|---------------|-------------|
| V0 | Min | Тур | Max | Units |
| Variable Range Notch width | 5.3 (63 levels) | 7.0 (central value) 53 | 8.7 (0 level) | [V] [mV] |

ST7565P

- * When the Vo voltage regulator internal resistors or the electronic volume function is used, it is necessary to at least set the voltage regulator circuit and the voltage follower circuit to an operating mode using the power control set commands. Moreover, it is necessary to provide a voltage from Vout when the Booster circuit is OFF.
- * The VR terminal is enabled only when the V0 voltage regulator internal resistors are not used (i.e. the IRS terminal = "L"). When the V0 voltage regulator internal resistors are used (i.e. when the IRS terminal = "H"), then the VR terminal is left open.
- * Because the input impedance of the VR terminal is high, it is necessary to take into consideration short leads, shield cables, etc. to handle noise.

The LCD Voltage Generator Circuit

The V₀ voltage is produced by a resistive voltage divider within the IC, and can be produced at the V₁, V₂, V₃, and V₄ voltage levels required for liquid crystal driving. Moreover,

when the voltage follower changes the impedance, it provides V₁, V₂, V₃ and V₄ to the liquid crystal drive circuit.

High Power Mode

The power supply circuit equipped in the ST7565P chips has very low power consumption (normal mode: HPM = "H"). However, for LCD panels with large loads (size), this low-power power supply may cause display quality to degrade. When this occurs, set the HPM terminal to "L" (high power mode) can improve the display quality.

SITRONIX recommends that the display should be checked on actual equipment to determine whether or not to use this mode. Moreover, if the improvement to the display is inadequate even after high power mode has been set, then it is necessary to add a liquid crystal drive power supply externally.

The Internal Power Supply Shutdown Command Sequence

The sequence shown in Figure 13 is recommended for shutting down the internal power supply, first placing the

power supply in power saver mode and then turning the power supply OFF.





Figure 13

Reference Circuit Examples


- 1. When used all of the step-up circuit, voltage regulating circuit and V/F circuit
- When the voltage regulator internal resistor is used.

(Example where VDD2 = VDD, with 4x step-up)




(2) When the voltage regulator internal resistor is not used.


(Example where VDD2 = VDD, with 4x step-up)




- 2. When the voltage regulator circuit and V/F circuit alone are used
- When the Vo voltage regulator internal resistor is not used.



(2) When the Vo voltage regulator internal resistor is used.



(3) When the V/F circuit alone is used



| Item | Set value | units |
|------|------------|-------|
| C1 | 1.0 to 4.7 | uF |
| C2 | 0.1 to 4.7 | uF |

C1 and C2 are determined by the size of the LCD being driven

- * 1. Because the VR terminal input impedance is high, use short leads and shielded lines.
- * 2. C1 and C2 are determined by the size of the LCD being driven. Select a value that will stabilize the liquid crystal drive voltage.

Example of the Process by which to Determine the Settings:

- Turn the voltage regulator circuit and voltage follower circuit ON and supply a voltage to VOUT from the outside.
- Determine C2 by displaying an LCD pattern with a heavy load (such as horizontal stripes) and selecting a C2 that stabilizes the liquid crystal drive voltages (Vo to V4). Note that all C2 capacitors must have the same capacitance value.
- Next turn all the power supplies ON and determine C1.

The Reset Circuit

When the /RES input comes to the "L" level, these LSIs return to the default state. Their default states are as follows:

- 1. Display OFF
- 2. Normal display
- 3. ADC select: Normal (ADC command D0 = "L")
- 4. Power control register: (D2, D1, D0) = (0, 0, 0)
- 5. Serial interface internal register data clear
- 6. LCD power supply bias rate:
 - 1/65 DUTY = 1/9 bias
 - 1/49.1/55.1/53 DUTY = 1/8 bias
 - 1/33 DUTY = 1/6 bias
- All-indicator lamps-on OFF (All-indicator lamps ON/OFF command D0 = "L")
- 8. Power saving clear
- Vo voltage regulator internal resistors Ra and Rb separation
- Output conditions of SEG and COM terminals SEG=VSS, COM=VSS
- 11. Read modify write OFF
- 12. Static indicator OFF Static indicator register : (D1, D2) = (0, 0)
- 13. Display start line set to first line
- 14. Column address set to Address 0
- 15. Page address set to Page 0
- 16. Common output status normal
- 17. Vo voltage regulator internal resistor ratio set mode clear
- 18. Electronic volume register set mode clear Electronic volume register :
- (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0)
- 19. Test mode clear

On the other hand, when the reset command is used, the above default settings from 11 to 19 are only executed. When the power is turned on, the IC internal state becomes unstable, and it is necessary to initialize it using the /RES terminal. After the initialization, each input terminal should be controlled normally.

Moreover, when the control signal from the MPU is in the high impedance, an over current may flow to the IC. After applying a current, it is necessary to take proper measures to prevent the input terminal from getting into the high impedance state.

If the internal liquid crystal power supply circuit is not used on ST7565P, it is necessary that /RES is "H" when the external liquid crystal power supply is turned on. This IC has the function to discharge Vo when /RES is "L," and the external power supply short-circuits to Vss when /RES is "L." While /RES is "L," the oscillator and the display timing generator stop, and the CL, FR, FRS and /DOF terminals are fixed to "H." The terminals D0 to D7 are not affected. The Vss level is output from the SEG and COM output terminals. This means that an internal resistor is connected between Vss and Vo.

When the internal liquid crystal power supply circuit is not used on other models of ST7565P series, it is necessary that /RES is "L" when the external liquid crystal power supply is turned on.

While /RES is "L," the oscillator works but the display timing generator stops, and the CL, FR, FRS and /DOF terminals are fixed to "H." The terminals D0 to D7 are not affected.

COMMANDS

The ST7565P identify the data bus signals by a combination of A0, /RD (E), /WR(R/W) signals. Command interpretation and execution does not depend on the external clock, but rather is performed through internal timing only, and thus the processing is fast enough that normally a busy check is not required.

In the 8080 MPU interface, commands are launched by inputting a low pulse to the RD terminal for reading, and inputting a low pulse to the /WR terminal for writing. In the 6800 Series MPU interface, the interface is placed in a read mode when an "H" signal is input to the R/W terminal and placed in a write mode when a "L" signal is input to the R/W terminal and then the command is launched by inputting a high pulse to the E terminal. Consequently, the 6800 Series MPU interface is different than the 80x86 Series MPU interface in that in the explanation of commands and the display commands the status read and display data read /RD (E) becomes "1(H)". In the explanations below the commands are explained using the 8080 Series MPU interface as the example.

When the serial interface is selected, the data is input in sequence starting with D7.

<Explanation of Commands>

Display ON/OFF

This command turns the display ON and OFF.

| | E | R/W | | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|----|--------|---------------------------|
| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 0 | Display ON Display OFF |

When the display OFF command is executed when in the display all points ON mode, power saver mode is entered. See the section on the power saver for details.

Display Start Line Set

This command is used to specify the display start line address of the display data RAM shown in Figure 4. For further details see the explanation of this function in "The Line Address Circuit".

| | E | R/W | | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|----|----|--------------|
| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line address |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | | | | | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| | | | | | | | | | | | \downarrow |
| | | | | | 1 | 1 | 1 | 1 | 1 | 0 | 62 |
| | | | | | 1 | 1 | 1 | 1 | 1 | 1 | 63 |

Page Address Set

This command specifies the page address corresponding to the low address when the MPU accesses the display data RAM (see Figure 4). Specifying the page address and column address enables to access a desired bit of the display data RAM. Changing the page address does not accompany a change in the status display.

| | E | R/W | | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|----|----|--------------|
| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Page address |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | 0 | 0 | 0 | 1 | 1 |
| | | | | | | | 0 | 0 | 1 | 0 | 2 |
| | | | | | | | | | | | \downarrow |
| | | | | | | | 0 | 1 | 1 | 1 | 7 |
| | | | | | | | 1 | 0 | 0 | 0 | 8 |

Column Address Set

This command specifies the column address of the display data RAM shown in Figure 4. The column address is split into two sections (the higher 4 bits and the lower 4 bits) when it is set (fundamentally, set continuously). Each time the display data RAM is accessed, the column address automatically increments (+1), making it possible for the MPU to continuously read from/write to the display data. The column address increment is topped at 83H. This does not change the page address continuously. See the function explanation in "The Column Address Circuit," for details.

| | • • | | R/W | | | | | | | | | | | | | | | | | Column |
|--|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|----|----|--------------|----|----|----|--------------|
| | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | address |
| High bits \rightarrow Low bits \rightarrow | 0 | 1 | 0 | 0 | 0 | 0 | | | | A5 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| LOW DITS → | | | | | | | 0 | A3 | Α2 | Α1 | Α0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | | | | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| | | | | | | | | | | | | | | | | \downarrow | | | | \downarrow |
| | | | | | | | | | | | | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 130 |
| | | | | | | | | | | | | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 131 |

Status Read

| | E | R/W | | | | | | | | |
|----|-----|-----|------|-----|--------|-------|----|----|----|----|
| Α0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 0 | 1 | BUSY | ADC | ON/OFF | RESET | 0 | 0 | 0 | 0 |

| BUSY | BUSY = 1: it indicates that either processing is occurring internally or a reset condition is in process. BUSY = 0: A new command can be accepted. if the cycle time can be satisfied, there is no need to check for BUSY conditions. |
|--------|--|
| ADC | This shows the relationship between the column address and the segment driver. 0: Normal (column address n ↔ SEG n) 1: Reverse (column address 131-n ↔ SEG n) (The ADC command switches the polarity.) |
| ON/OFF | ON/OFF: indicates the display ON/OFF state. 0: Display ON 1: Display OFF (This display ON/OFF command switches the polarity.) |
| RESET | This indicates that the chip is in the process of initialization either because of a /RES signal or because of a reset command. 0: Operating state 1: Reset in progress |

Display Data Write

This command writes 8-bit data to the specified display data RAM address. Since the column address is automatically incremented by "1" after the write, the MPU can write the display data.

| | E | R/W | |
|----|-----|-----|-------------------------|
| Α0 | /RD | /WR | D7 D6 D5 D4 D3 D2 D1 D0 |
| | | | Write data |

Display Data Read

This command reads 8-bit data from the specified display data RAM address. Since the column address is automatically incremented by "1" after the read, the CPU can continuously read multiple-word data. One dummy read is required immediately after the column address has been set. See the function explanation in "Display Data RAM" for the explanation of accessing the internal registers. When the serial interface is used, reading of the display data becomes unavailable.

| | Е | R/W | |
|----|-----|-----|-------------------------|
| Α0 | /RD | /WR | D7 D6 D5 D4 D3 D2 D1 D0 |
| 1 | 0 | 1 | Read data |

ADC Select (Segment Driver Direction Select)

This command can reverse the correspondence between the display RAM data column address and the segment driver output. Thus, sequence of the segment driver output pins may be reversed by the command. See the column address circuit for the detail. Increment of the column address (by "1") accompanying the reading or writing the display data is done according to the column address indicated in Figure 4.

| | E | R/W | | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|----|--------|-------------------|
| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 | Normal Reverse |

Display Normal/Reverse

This command can reverse the lit and unlit display without overwriting the contents of the display data RAM. When this is done the display data RAM contents are maintained.

| | Е | R/W | | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|----|----|--|
| Α0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | RAM Data "H" LCD ON voltage (normal) RAM Data "L" LCD ON voltage (reverse) |

Display All Points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the display data RAM. The contents of the display data RAM are maintained when this is done. This command takes priority over the display normal/reverse command.

| | E | R/W | | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|----|--------|--|
| Α0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 1 | Normal display mode Display all points ON |

When the display is in an OFF mode, executing the display all points ON command will place the display in power save mode. For details, see the Power Save section.

LCD Bias Set

This command selects the voltage bias ratio required for the liquid crystal display.

| | E | R/W | | | | | | | | | | S | elect Statu | S | |
|----|-----|-----|----|----|----|----|----|----|----|----|----------|----------|-------------|----------|----------|
| Α0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 1/65duty | 1/49duty | 1/33duty | 1/55duty | 1/53duty |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1/9 bias | 1/8 bias | 1/6 bias | 1/8 bias | 1/8 bias |
| | ı | U | | | | | | | | 1 | 1/7 bias | 1/6 bias | 1/5 bias | 1/6 bias | 1/6 bias |

Read/Modify/Write

This command is used paired with the "END" command. Once this command has been input, the display data read command does not change the column address, but only the display data write command increments (+1) the column address. This mode is maintained until the END command is input. When the END command is input, the column address returns to the address it was at when the read/modify/write command was entered. This function makes it possible to reduce the load on the MPU when there are repeating data changes in a specified display region, such as when there is a blanking cursor.

| | Ε | R/W | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|----|----|
| Α0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |





Figure 24 Command Sequence For read modify write



End

This command releases the read/modify/write mode, and returns the column address to the address it was at when the mode was entered.

| | E | R/W | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|----|----|
| Α0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |

Reset

This command initializes the display start line, the column address, the page address, the common output mode, the Vo voltage regulator internal resistor ratio, the electronic volume, and the static indicator are reset, and the read/modify/write mode and test mode are released. There is no impact on the display data RAM. See the function explanation in "Reset" for details. The reset operation is performed after the reset command is entered.

| | E | R/W | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|----|----|
| Α0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The initialization when the power supply is applied must be done through applying a reset signal to the /RES terminal. The reset command must not be used instead.

Common Output Mode Select

This command can select the scan direction of the COM output terminal. For details, see the function explanation in "Common Output Mode Select Circuit."

| | | : R | | | D 0 | D 5 | 5 4 | D 0 | D 0 | D 4 | | | Sele | cted Mode | | |
|---|-------|------|----|----|------------|------------|------------|------------|------------|------------|----|------------------------------|----------|-----------|----------|----------|
| Α | 0 /RI |) /W | ۷R | יש | D6 | D5 | D4 | D3 | D2 | וט | טט | 1/65duty | 1/49duty | 1/33duty | 1/55duty | 1/53duty |
| 0 | 1 | (| 0 | 1 | 1 | 0 | 0 | 0 1 | * | * | * | COM0→COM63 COM63→COM0 | | | | |

^{*} Disabled bit

Power Controller Set

This command sets the power supply circuit functions. See the function explanation in "The Power Supply Circuit," for details

| | Ε | R/W | | | | | | | | | |
|----|-----|-----|----|----|----|----|----|--------|--------|----|---|
| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Selected Mode |
| | | | 0 | 0 | 1 | 0 | 1 | 0 1 | | | Booster circuit: OFF Booster circuit: ON |
| 0 | 1 | 0 | | | | | | | 0 1 | | Voltage regulator circuit: OFF Voltage regulator circuit: ON |
| | | | | | | | | | | 0 | Voltage follower circuit: OFF Voltage follower circuit: ON |

V0 Voltage Regulator Internal Resistor Ratio Set

This command sets the Vo voltage regulator internal resistor ratio. For details, see the function explanation is "The Voltage Regulator circuit" and table 11.

| | E | R/W | | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|--------------|----|--------------|
| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Rb/Ra Ratio |
| | | | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Small |
| | | | | | | | | 0 | 0 | 1 | |
| | 4 | 0 | | | | | | 0 | 1 | 0 | |
| U | 1 | U | | | | | | | \downarrow | | \downarrow |
| | | | | | | | | 1 | 1 | 1 | |
| | | | | | | | | 1 | 1 | 1 | Large |

The Electronic Volume (Double Byte Command)

This command makes it possible to adjust the brightness of the liquid crystal display by controlling the LCD drive voltage V0 through the output from the voltage regulator circuits of the internal liquid crystal power supply. This command is a two byte command used as a pair with the electronic volume mode set command and the electronic volume register set command, and both commands must be issued one after the other.

The Electronic Volume Mode Set

When this command is input, the electronic volume register set command becomes enabled. Once the electronic volume mode has been set, no other command except for the electronic volume register command can be used. Once the electronic volume register set command has been used to set data into the register, then the electronic volume mode is released.

| | E | R/W | | | | | | | | |
|----|-----|-----|----|----|-----------|----|----|----|----|----|
| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | | | | | | | | | |

Electronic Volume Register Set

By using this command to set six bits of data to the electronic volume register, the liquid crystal drive voltage Vo assumes one of the 64 voltage levels.

When this command is input, the electronic volume mode is released after the electronic volume register has been set.

| | E | R/W | | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|----|----|--------------|
| Α0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Vo |
| | | | * | * | 0 | 0 | 0 | 0 | 0 | 1 | Small |
| | | | * | * | 0 | 0 | 0 | 0 | 1 | 0 | |
| | | • | * | * | 0 | 0 | 0 | 0 | 1 | 1 | |
| 0 | 1 | 0 | | | | | 1 | | | | \downarrow |
| | | | * | * | 1 | 1 | 1 | 1 | 1 | 0 | |
| | | | * | * | 1 | 1 | 1 | 1 | 1 | 1 | Large |

^{*} Inactive bit (set "0")

When the electronic volume function is not used, set this to (1, 0, 0, 0, 0, 0)

The Electronic Volume Register Set Sequence




Figure 26

Static Indicator (Double Byte Command)

This command controls the static drive system indicator display. The static indicator display is controlled by this command only, and is independent of other display control commands.

This is used when one of the static indicator liquid crystal drive electrodes is connected to the FR terminal, and the other is connected to the FRS terminal. A different pattern is recommended for the static indicator electrodes than for the dynamic drive electrodes. If the pattern is too close, it can result in deterioration of the liquid crystal and of the electrodes.

The static indicator ON command is a double byte command paired with the static indicator register set command, and thus one must execute one after the other. (The static indicator OFF command is a single byte command.)

Static Indicator ON/OFF

When the static indicator ON command is entered, the static indicator register set command is enabled. Once the static indicator ON command has been entered, no other command aside from the static indicator register set command can be used. This mode is cleared when data is set in the register by the static indicator register set command.

| | Е | R/W | | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|----|----|------------------|
| A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Static Indicator |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | OFF |


Static Indicator Register Set

This command sets two bits of data into the static indicator register, and is used to set the static indicator into a blinking mode.

| | E | Ξ | R/W | | | | | | | | | |
|---|------|----|-----|----|----|----|----|----|----|----|----|---|
| A |) /F | RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Indicator Display State |
| | | | | * | * | * | * | * | * | 0 | 0 | OFF |
| | | 1 | 0 | | | | | | | 0 | 1 | ON (blinking at approximately one second intervals) |
| 0 | | 1 | U | | | | | | | 1 | 0 | ON (blinking at approximately 0.5 second intervals) |
| | | | | | | | | | | 1 | 1 | ON (constantly on) |

^{*} Disabled bit (set "0")

Static Indicator Register Set Sequence




Power Save (Compound Command)

When the display all points ON is performed while the display is in the OFF mode, the power saver mode is entered, thus greatly reducing power consumption.

The power saver mode has two different modes: the sleep mode and the standby mode. When the static indicator is OFF, it is the sleep mode that is entered. When the static indicator is ON, it is the standby mode that is entered.

In the sleep mode and in the standby mode, the display data is saved as is the operating mode that was in effect before the power saver mode was initiated, and the MPU is still able to access the display data RAM. Refer to figure 28 for power save off sequence.



Sleep Mode

This stops all operations in the LCD display system, and as long as there are no accesses from the MPU, the consumption current is reduced to a value near the static current. The internal modes during sleep mode are as follows:

- 1. The oscillator circuit and the LCD power supply circuit are halted.
- 2. All liquid crystal drive circuits are halted, and the segment in common drive outputs output a Vss level.

Standby Mode

The duty LCD display system operations are halted and only the static drive system for the indicator continues to operate, providing the minimum required consumption current for the static drive. The internal modes are in the following states during standby mode.

- 1 The LCD power supply circuits are halted. The oscillator circuit continues to operate.
- 2 The duty drive system liquid crystal drive circuits are halted and the segment and common driver outputs output a Vss level. The static drive system does not operate.

When a reset command is performed while in standby mode, the system enters sleep mode.

- * When an external power supply is used, it is recommended that the functions of the external power supply circuit be stopped when the power saver mode is started. For example, when the various levels of liquid crystal drive voltage are provided by external resistive voltage dividers, it is recommended that a circuit be added in order to cut the electrical current flowing through the resistive voltage divider circuit when the power saver mode is in effect. The ST7565P series chips have a liquid crystal display blanking control terminal /DOF. This terminal enters an "L" state when the power saver mode is launched. Using the output of /DOF, it is possible to stop the function of an external power supply circuit.
- * When the master is turned on, the oscillator circuit is operable immediately after the powering on.

The Booster Ratio (Double Byte Command)

This command makes it possible to select step-up ratio. It is used when the power control set have turn on the internal booster circuit. This command is a two byte command used as a pair with the booster ratio select mode set command and the booster ratio register set command, and both commands must be issued one after the other.

Booster Ratio Select Mode Set

When this command is input, the Booster ratio register set command becomes enabled. Once the booster ratio select mode has been set, no other command except for the booster ratio register command can be used. Once the booster ratio register set command has been used to set data into the register, then the booster ratio select mode is released.

| | Е | R/W | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|----|----|
| Α0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |

Booset Ratio Register Set

By using this command to set two bits of data to the booster ratio register, it can be select what kind of the booster ratio can be used.

When this command is input, the booster ratio select mode is released after the booster ratio register has been set.

| Α0 | E /RD | R/W /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Booster ratio select |
|----|----------|------------|----|----|----|----|----|----|----|----|----------------------------|
| | | | * | * | * | * | * | * | 0 | 0 | 2x,3x,4x 5x |
| 0 | 1 | 0 | * | * | * | * | * | * | 0 | 1 | 5x |
| | | | * | * | * | * | * | * | 1 | 1 | 6x |

^{*} Inactive bit (set "0")

When the booster ratio select function is not used, set this to (0, 0) 2x,3x,4x step-up mode

The booster ratio Register Set Sequence




Figure 29

NOP

Non-Operation Command

| | Е | R/W | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|----|----|
| Α0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

Test

This is a command for IC chip testing. Please do not use it. If the test command is used by accident, it can be cleared by applying a "L" signal to the /RES input by the reset command or by using an NOP.

| | Е | R/W | | | | | | | | |
|----|-----|-----|----|----|----|----|----|----|----|----|
| Α0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | * | * |

^{*} Inactive bit

Note: The ST7565P maintain their operating modes until something happens to change them. Consequently, excessive external noise, etc., can change the internal modes of the ST7565P. Thus in the packaging and system design it is necessary to suppress the noise or take measure to prevent the noise from influencing the chip. Moreover, it is recommended that the operating modes be refreshed periodically to prevent the effects of unanticipated noise.

| Upper bit Column address et Column address Column | Table 16: Table of ST7565P Commands | | | | | | (Note) *: disabled data | | | | | | |
|--|-------------------------------------|----|-----|-----|-----|-----|-------------------------|--------|-------|-------|-------|-------|--|
| (1) Display ON/OFF | Command | | | | Cor | nma | and C | Code |) | | | | Function |
| (1) Display DN/OFF | | A0 | /RD | /WR | | | | | | | | | |
| (a) Display start lime set | | | | | | | | | • | | | 1 | 0: OFF, 1: ON |
| (a) Prayer adultiess set (b) 1 0 1 1 1 1 0 0 0 0 | (2) Display start line set | 0 | 1 | 0 | 0 | 1 | Di | spla | y sta | art a | ddre | ess | line address |
| Upper bit | | _ | | | 1 | 0 | 1 | 1 | | | | | address |
| Column address set O | | 0 | 1 | 0 | 0 | 0 | 0 | 1 | | | | | Sets the most significant 4 bits of |
| (6) Display data write | Column address set | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Lea | st s | ignif | icant | Sets the least significant 4 bits of the display RAM column address. |
| (7) Display data read | (5) Status read | 0 | 0 | 1 | | St | atus | | 0 | 0 | 0 | 0 | Reads the status data |
| (8) ADC select | (6) Display data write | 1 | 1 | 0 | | | ١ | N rit€ | e da | ta | | | Writes to the display RAM |
| (8) ADC select 0 1 0 1 0 1 0 0 0 0 0 1 1 0 1 0 0 0 0 | (7) Display data read | 1 | 0 | 1 | | | F | Read | d da | ta | | | Reads from the display RAM |
| (9) Display normal/ reverse (10) Display all points ON/OFF (11) LCD bias set (11) LCD bias set (12) Read/modify/write (13) End (14) Reset (15) Common output mode select (16) Power control set (17) Vo voltage regulator internal resistor ratio set (18) Electronic volume register set (19) Static indicator ON/OFF (10) Display all points (10) 1 | (8) ADC select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | - | |
| (10) Display all points ON/OFF 0 1 0 1 0 1 0 0 1 0 0 1 0 0 Display all points 0: normal display 1: all points ON 1: all poin | ` ' ' ' ' | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | | Sets the LCD display normal/reverse |
| (11) LCD bias set 0 1 0 1 0 1 0 0 1 0 0 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 | | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | - | Display all points 0: normal display |
| (12) Read/modify/write | (11) LCD bias set | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | - | Sets the LCD drive voltage bias |
| (14) Reset 0 1 0 1 1 1 0 0 1 0 1 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 | (12) Read/modify/write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Column address increment At write: +1 |
| (15) Common output mode select 0 1 0 1 1 0 0 0 0 * * * * * Select COM output scan direct in the control set of the control set | (13) End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Clear read/modify/write |
| (16) Power control set (17) Vo voltage regulator internal resistor ratio set (18) Electronic volume mode set Electronic volume register set (19) Static indicator ON/OFF Static indicator register set (20) Booster ratio set (17) Vo voltage regulator internal resistor ratio set (18) Electronic volume mode set Electronic volume register set (19) Static indicator ON/OFF Static indicator register set (20) Booster ratio set (21) Power saver | (14) Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Internal reset |
| (16) Power control set 0 1 0 0 1 0 1 Operating mode (17) Vo voltage regulator internal resistor ratio set (18) Electronic volume mode set Electronic volume register set (19) Static indicator ON/OFF Static indicator register set (20) Booster ratio set (21) Power saver | | 0 | 1 | 0 | 1 | 1 | 0 | 0 | | * | * | * | |
| (17) Vo voltage regulator internal resistor ratio set (18) Electronic volume mode set Electronic volume register set (19) Static indicator ON/OFF Static indicator register set (20) Booster ratio set (21) Power saver | (16) Power control set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | | | ting | |
| mode set Electronic volume register set 0 | internal resistor ratio | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | | | or | Select internal resistor |
| (19) Static indicator ON/OFF Static indicator register set 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 | mode set Electronic volume | 0 | 1 | 0 | | _ | - | - | | _ | - | | |
| register set 0 | (19) Static indicator ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | | 0: OFF, 1: ON |
| (20) Booster ratio set 0 1 0 0 0 0 0 0 step-up value 0 1: 5x 11: 6x Oo: 2x,3x,4x 01: 5x 11: 6x Display OFF and display all | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Mode | Set the flashing mode |
| | - | 0 | 1 | 0 | | | | | | | ste | p-up | 00: 2x,3x,4x 01: 5x 11: 6x |
| \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | (21) Power saver | | | | | | | | | | | | Display OFF and display all points ON compound command |
| (22) NOP 0 1 0 1 1 0 0 0 1 1 Command for non-operation | (22) NOP | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | |
| (23) Test 0 1 0 1 1 1 1 * * * * * Command for IC test. Do not use this command | (23) Test | 0 | 1 | 0 | 1 | 1 | 1 | 1 | * | * | * | * | |


COMMAND DESCRIPTION

Instruction Setup: Reference

(1) Initialization

Note: With this IC, when the power is applied, LCD driving non-selective potentials V₂ and V₃ (SEG pin) and V₁ and V₄ (COM pin) are output through the LCD driving output pins SEG and COM. When electric charge is remaining in the smoothing capacitor connecting between the LCD driving voltage output pins (V₀ ~ V₄) and the Vss pin, the picture on the display may become totally dark instantaneously when the power is turned on. To avoid occurrence of such a failure, we recommend the following flow when turning on the power.

1. When the built-in power is being used immediately after turning on the power:




* The target time of 5ms will result to vary depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest you to conduct an operation check using the actual equipment.

Notes: Refer to respective sections or paragraphs listed below.

- *1: Description of functions; Resetting circuit
- *2: Command description; LCD bias setting
- *3: Command description; ADC selection
- *4: Command description; Common output state selection
- *5: Description of functions; Power circuit & Command description; Setting the built-in resistance radio for regulation of the V0 voltage
- *6: Description of functions; Power circuit & Command description; Electronic volume control
- *7: Description of functions; Power circuit & Command description; Power control setting

2. When the built-in power is not being used immediately after turning on the power:




* The target time of 5ms will result to vary depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest you to conduct an operation check using the actual equipment.

Notes: Refer to respective sections or paragraphs listed below.

- *1: Description of functions; Resetting circuit
- *2: Command description; LCD bias setting
- *3: Command description; ADC selection
- *4: Command description; Common output state selection
- *5: Description of functions; Power circuit & Command description; Setting the built-in resistance radio for regulation of the Vo voltage
- *6: Description of functions; Power circuit & Command description; Electronic volume control
- *7: Description of functions; Power circuit & Command description; Power control setting
- *8: The power saver ON state can either be in sleep state or stand-by state. Command description; Power saver START (multiple commands)

(2) Data Display




Notes: Reference items

- *9: Command Description; Display start line set
- *10: Command Description; Page address set
- *11: Command Description; Column address set
- *12: Command Description; Display data write
- *13: Command Description; Display ON/OFF

Avoid displaying all the data at the data display start (when the display is ON) in white.

(3) Power OFF *14




Notes: Reference items

- *14: The logic circuit of this IC's power supply VDD VSS controls the driver of the LCD power supply VSS Vo. So, if the power supply VDD VSS is cut off when the LCD power supply VSS Vo has still any residual voltage, the driver (COM. SEG) may output any uncontrolled voltage. When turning off the power, observe the following basic procedures:
 - After turning off the internal power supply, make sure that the potential V₀ ~ V₄ has become below the threshold voltage of the LCD panel, and then turn off this IC's power supply (V_{DD} Vss). 6. Description of Function, 6.7 Power Circuit
- *15: After inputting the power save command, be sure to reset the function using the /RES terminal until the power supply VDD Vss is turned off. 7. Command Description (20) Power Save
- *16: After inputting the power save command, do not reset the function using the /RES terminal until the power supply VDD Vss is turned off. 7. Command Description (20) Power Save

Refresh

It is recommended to turn on the refresh sequence regularly at a specified interval.




Precautions on Turning off the power

<Turning the power (VDD - Vss) off>

- 1) Power Save (The LCD powers (Vo Vss) are off.) → Reset input → Power (VDD Vss) OFF
- Observe t_L > t_H.
- When $t_L < t_H$, an irregular display may occur.


Set t_L on the MPU according to the software. t_H is determined according to the external capacity C2 (smoothing capacity of $V_0 \sim V_4$) and the driver's discharging capacity.



- <Turning the power (VDD Vss) off: When command control is not possible.>
- 2) Reset (The LCD powers (VDD VSS) are off.) → Power (VDD VSS) OFF
- Observe $t_L > t_H$.
- When $t_L < t_H$, an irregular display may occur.

For t_L, make the power (VDD - VSS) falling characteristics longer or consider any other method.

th is determined according to the external capacity C2 (smoothing capacity of Vo to V4) and the driver's discharging capacity.



<Reference Data>

Vo voltage falling (discharge) time (t_H) after the process of operation \rightarrow power save \rightarrow reset. Vo voltage falling (discharge) time (t_H) after the process of operation \rightarrow reset.




Figure 31

ABSOLUTE MAXIMUM RATINGS

Unless otherwise noted, Vss = 0V

Table 17

| Para | meter | Symbol | Conditions | Unit |
|-------------------------------------|-------------|----------------|-------------|------|
| Power Supply Voltage | | VDD | 0.3 ~ 3.6 | ٧ |
| Power supply voltage (VDI | o standard) | VDD2 | 0.3 ~ 3.6 | V |
| Power supply voltage (VDD | standard) | Vo, Vout | 0.3 ~ 14.5 | V |
| Power supply voltage (VDD standard) | | V1, V2, V3, V4 | V0 to 0.3 | V |
| Operating temperature | | Topr | -30 to +85 | Ĉ |
| Storage temperature | Bare chip | Tstr | -65 to +150 | Ĉ |




Figure 30

Notes and Cautions

- The VDD2, V0 to V4 and VOUT are relative to the Vss = 0V reference.
 Insure that the voltage levels of V1, V2, V3, and V4 are always such that VOUT ≥ V0 ≥ V1 ≥ V2 ≥ V3 ≥ V4.
- Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.

DC CHARACTERISTICS

Unless otherwise specified, Vss = 0 V, VDD = $3.0 \text{ V} \pm 10\%$, Ta = -30 to 85%

| l+c | em | Symbol | Con | dition | | Rating | | Units | Applicable | |
|---------------|------------------------|--------|--------------------------------|-------------------------|-----------------------|--------|-----------------------|-------------|------------------------------------|--|
| 110 | ;III | Symbol | Con | idition | Min. | Тур. | Max. | Ullits | Pin | |
| Operating | Voltage (1) | VDD | | | 1.8 | _ | 3.3 | V | V _{SS} *1 | |
| Operating | Voltage (2) | VDD2 | (Relative to | VSS) | 2.4 | _ | 3.3 | ٧ | V _{SS} | |
| High-level In | nput Voltage | VIHC | | | 0.8 x V _{DD} | _ | V_{DD} | V | *3 | |
| Low-level Ir | nput Voltage | VILC | | | V _{SS} | _ | 0.2 x V _{DD} | V | *3 | |
| High-level O | utput Voltage | Vohc | IOH = -0.5 mA | | 0.8 x V _{DD} | _ | V_{DD} | ٧ | *4 | |
| Low-level O | utput Voltage | Volc | IOL = 0.5 m | A | V _{SS} | _ | 0.2 x V _{DD} | V | *4 | |
| Input leaka | Input leakage current | | VIN = VDD C | or Vss | -1.0 | _ | 1.0 | μ A | *5 | |
| Output leak | age current | ILO | VIN = VDD C | or Vss | -3.0 | _ | 3.0 | μ A | *6 | |
| Liquid Cryst | al Driver ON | Davi | Ta = 25℃ | V ₀ = 13.0 V | _ | 2.0 | 3.5 | ΚΩ | SEGn | |
| Resis | tance | Ron | (Relative to V _{SS}) | $V_0 = 8.0 \text{ V}$ | _ | 3.2 | 5.4 | N 12 | COMn *7 | |
| Static Consur | nption Current | ISSQ | Vo = 13.0 V | | _ | 0.01 | 2 | μΑ | V _{DD} , V _{DD2} | |
| Output Leak | age Current | [5Q | (Relative to | Vss) | _ | 0.01 | 10 | μ A | V0 | |
| Input Termina | I Capacitance | CIN | Ta = 25℃ , | f = 1 MHz | _ | 5.0 | 8.0 | pF | | |
| | Internal Oscillator | fosc | 1/65 duty | T- 25% | 17 | 20 | 24 | kHz | *8 | |
| Oscillator | External Input | fcL | 1/33 duty | Ta = 25℃ | 17 | 20 | 24 | kHz | CL | |
| Frequency | Internal Oscillator | fosc | 1/49 duty | | 25 | 30 | 35 | kHz | *8 | |
| | External Input | fcL | 1/53 duty 1/55 duty | Ta = 25℃ | 25 | 30 | 35 | kHz | CL | |

Table 19

| | Item | Symbol | Condition | | Rating | | Units | Applicable |
|----------|---|----------|---|------|--------|------|--------|------------|
| | item | Syllibol | Condition | Min. | Тур. | Max. | Ullits | Pin |
| | Input voltage | VDD2 | (Relative to Vss) | 2.4 | _ | 3.3 | V | Vss |
| _ | Supply Step-up output voltage Circuit | Vout | (Relative to Vss) | | | 13.5 | V | Vout |
| al Power | Voltage regulator Circuit Operating Vout (F Voltage | | (Relative to Vss) | 6.0 | | 13.5 | V | Vout |
| Internal | Voltage Follower Circuit Operating Voltage | VO | (Relative to Vss) | 4.0 | l | 13.0 | V | V0 * 9 |
| | Base Voltage | VR | Ta = 25 $^{\circ}$ C, (Relative to V ss) -0.05% / $^{\circ}$ C | 2.07 | 2.10 | 2.13 | V | *10 |

• Dynamic Consumption Current : During Display, with the Internal Power Supply OFF Current consumed by total ICs when an external power supply is used .

Table 20

| Toot nottorn | Symbol | Condition | | Rating | | Units | Notes | |
|----------------------------|-----------------|---|---|--------|------|---------|-------|--|
| Test pattern | Зуньон | Condition | | Тур. | Max. | Ullits | Notes | |
| Display Pattern OFF | I _{DD} | $V_{DD} = 3.0 \text{ V},$ $V0 - V_{SS} = 11.0 \text{ V}$ | _ | 16 | 27 | μ A | *11 | |
| Display Pattern Checker | I _{DD} | $V_{DD} = 3.0 \text{ V},$ $V0 - V_{SS} = 11.0 \text{ V}$ | _ | 19 | 32 | μ A | *11 | |

• Dynamic Consumption Current : During Display, with the Internal Power Supply ON Table 21

| Test pattern | Symbol | Condition | | | Rating | | Units | Notes |
|--------------------|-----------------|---|-----------------|------|--------|--------|------------------|-------|
| rest pattern | Зуппоп | Condition | Min. | Тур. | Max. | Ullits | Notes | |
| Display | | $V_{DD} = 3.0 \text{ V},$ | Normal Mode | _ | 90 | 130 | | *40 |
| Pattern OFF | I _{DD} | Quad step-up voltage. V0 –V _{SS} = 11.0 V | High-Power Mode | _ | 128 | 193 | μA | *12 |
| Display Pattern | I | V _{DD} = 3.0 V, Quad step-up voltage. | Normal Mode | _ | 100 | 147 | ,, A | *12 |
| Checker | I _{DD} | $V0 - V_{SS} = 11.0 \text{ V}$ | High-Power Mode | _ | 135 | 205 | $\mu \mathbf{A}$ | 12 |

• Consumption Current at Time of Power Saver Mode : $VSS = -3.0 \text{ V} \pm 10\%$

Table 22

| | | | - | | | | |
|--------------|-----------------|-----------|------|--------|------|---------|-------|
| Item | Symbol | Condition | | Rating | | Units | Notes |
| iteiii | Syllibol | Condition | Min. | Тур. | Max. | Ullits | Notes |
| Sleep mode | I _{DD} | Ta = 25℃ | _ | 0.1 | 4 | ., Δ | |
| Standby Mode | I _{DD} | Ta = 25℃ | _ | 5 | 10 | μ A | |

• The Relationship Between Oscillator Frequency fosc, Display Clock Frequency fcL and the Liquid Crystal Frame Rate Frequency fFR

Table 23

| | Item | fcL | fFR |
|-----------|------------------------------------|----------------------|---------------|
| 1/65 DUTY | Used internal oscillator circuit | fOSC / 4 | fOSC / (4*65) |
| 1/05 DOT1 | Used external display clock | External input (fcL) | fCL / 260 |
| 1/40 DUTY | Used internal oscillator circuit | fOSC / 4 | fOSC / (4*49) |
| 1/49 DUTY | Used external display clock | External input (fcL) | fCL / 196 |
| 1/33 DUTY | Used internal oscillator circuit | fOSC / 8 | fOSC / (8*33) |
| 1/33 DUTT | Used external display clock | External input (fcL) | fCL / 264 |
| 1/55 DUTY | Used internal oscillator circuit | fOSC / 4 | fOSC / (4*55) |
| 1/55 DOT1 | Used external display clock | External input (fcL) | fCL / 220 |
| 1/53 DUTY | Used internal oscillator circuit | fOSC / 4 | fOSC / (4*53) |
| 1/33 DUTT | Used external display clock | External input (fcL) | fCL / 212 |

(ffr is the liquid crystal alternating current period, and not the FR signal period.)

References for items market with *

- *1 While a broad range of operating voltages is guaranteed, performance cannot be guaranteed if there are sudden fluctuations to the voltage while the MPU is being accessed.
- *2 The operating voltage range for the Vss system and the Vo system is. This applies when the external power supply is being used.
- *3 The A0, D0 to D5, D6 (SCL), D7 (SI), /RD (E), /WR (R/W), /CS1, CS2, CLS, CL, FR, M/S, C86, P/S, /DOF, /RES, IRS, and /HPM terminals.
- *4 The D0 to D7, FR, FRS, /DOF, and CL terminals.
- *5 The A0, /RD (E), /WR (R/W), /CS1, CS2, CLS, M/S, C86, P/S, /RES, IRS, and /HPM terminals.
- *6 Applies when the D0 to D5, D6 (SCL), D7 (SI), CL, FR, and /DOF terminals are in a high impedance state.
- *7 These are the resistance values for when a 0.1 V voltage is applied between the output terminal SEGn or COMn and the various power supply terminals (V1, V2, V3, and V4). These are specified for the operating voltage (3) range. Ron = 0.1 V $/\Delta I$ (Where ΔI is the current that flows when 0.1 V is applied while the power supply is ON.)
- *8 See Table 23 for the relationship between the oscillator frequency and the frame rate frequency.
- *9 The V0 voltage regulator circuit regulates within the operating voltage range of the voltage follower.
- *10 This is the internal voltage reference supply for the V0 voltage regulator circuit. In the ST7565P, the temperature range approximately −0.05%/℃.
- *11, 12 It indicates the current consumed on ICs alone when the internal oscillator circuit and display are turned on. The ST7565P is 1/9 biased. Does not include the current due to the LCD panel capacity and wiring capacity. Applicable only when there is no access from the MPU.
- *12 It is the value on a ST7565P having the VREG temperature gradient is −0.05%/℃ when the V o voltage regulator internal resistor is used.

TIMING CHARACTERISTICS

System Bus Read/Write Characteristics 1 (For the 8080 Series MPU)




Table 24

(VDD = 3.3V, Ta = -30 to 85%)

| | I | | 1 | VDD = 3.3V, | | 1 00 0) |
|------------------------------|----------|---------------|-------------|------------------|--------|---------|
| Item | Signal | Symbol | Condition | Rating Min. Max. | | Units |
| A delegan is a led disease | | 44110 | | | IVIAX. | |
| Address hold time | | tAH8 | | 0 | _ | |
| Address setup time | A0 | tAW8 | | 0 | _ | |
| System cycle time | | tcyc8 | | 240 | | |
| Enable L pulse width (WRITE) | WR | tCCLW | | 80 | _ | |
| Enable H pulse width (WRITE) | WK | tcchw | | 80 | _ | |
| Enable L pulse width (READ) | - RD | tCCLR | | 140 | _ | Ns |
| Enable H pulse width (READ) | T KD | t CCHR | | 80 | | |
| WRITE Data setup time | | tDS8 | | 40 | _ | |
| WRITE Address hold time | D0 to D7 | tDH8 | | 0 | _ | |
| READ access time | ן טטוטטו | tACC8 | CL = 100 pF | _ | 70 | |
| READ Output disable time | | tOH8 | CL = 100 pF | 5 | 50 | |

Table 25

(VDD = 2.7V, Ta = -30 to 85 %)

| Item | Signal | Symbol | Condition | Rat | ing | Units |
|------------------------------|----------|---------------|-------------|------|------|-------|
| item | Signal | Symbol | Condition | Min. | Max. | Units |
| Address hold time | | t AH8 | | 0 | _ | |
| Address setup time | A0 | tAW8 | | 0 | _ | |
| System cycle time | 1 | tcyc8 | | 400 | _ | |
| Enable L pulse width (WRITE) | WR | tCCLW | | 220 | _ | |
| Enable H pulse width (WRITE) | | t CCHW | | 180 | _ | |
| Enable L pulse width (READ) | RD | tCCLR | | 220 | _ | ns |
| Enable H pulse width (READ) | KD. | t CCHR | | 180 | _ | |
| WRITE Data setup time | | tDS8 | | 40 | _ | |
| WRITE Address hold time | D0 to D7 | tDH8 | | 0 | _ | |
| READ access time | D0 to D7 | tACC8 | CL = 100 pF | _ | 140 | |
| READ Output disable time | | tOH8 | CL = 100 pF | 10 | 100 | |

Table 26


(VDD = 1.8V, Ta = -30 to 85%)

| | | | | VDD = 1.8V | | J 65 C) |
|------------------------------|------------|--------|-------------|------------|------|---------|
| Item | Signal | Symbol | Condition | Rat | ing | Units |
| item | Oigilai | Cymbol | Condition | Min. | Max. | Oilles |
| Address hold time | | tAH8 | | 0 | _ | |
| Address setup time | A0 | tAW8 | | 0 | _ | |
| System cycle time | | tcyc8 | | 640 | _ | |
| Enable L pulse width (WRITE) | WR | tCCLW | | 360 | _ | |
| Enable H pulse width (WRITE) |] WK | tcchw | | 280 | _ | |
| Enable L pulse width (READ) | - RD | tCCLR | | 360 | _ | ns |
| Enable H pulse width (READ) | | tcchr | | 280 | | |
| WRITE Data setup time | | tDS8 | | 80 | _ | |
| WRITE Address hold time | D0 to D7 | tDH8 | | 0 | _ | |
| READ access time | 7 50 10 57 | tACC8 | CL = 100 pF | _ | 240 | 1 |
| READ Output disable time | | tOH8 | CL = 100 pF | 10 | 200 | 1 |

^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(tr + tf) \le (tcyc8 - tcclw - tcchw)$ for $(tr + tf) \le (tcyc8 - tcchw)$ are specified.

^{*2} All timing is specified using 20% and 80% of VDD as the reference.

^{*3} tccLw and tccLR are specified as the overlap between /CS1 being "L" (CS2 = "H") and /WR and /RD being at the "L" level.



System Bus Read/Write Characteristics 2 (For the 6800 Series MPU)

Item

Enable L pulse width (WRITE)

Enable H pulse width (WRITE)

Enable L pulse width (READ)

Enable H pulse width (READ)

WRITE Data setup time

READ access time

WRITE Address hold time

READ Output disable time

Address hold time

Address setup time

System cycle time

Signal

A0

WR

RD

D0 to D7

Figure 38

Symbol

tAH6

tAW6

tcyc6

tEWLW

tEWHW

tEWLR

tEWHR

tDS6

tDH6

tACC6

tOH6

Table 27

Condition

CL = 100 pF

CL = 100 pF

Min. Max. 0 0 240 80 80 80 ns 140 40

0

5

70

(VDD = 3.3V, Ta = -30 to 85℃)Rating

Units

Table 28

(VDD = 2.7V, Ta = -30 to 85%)

| Item | Signal | Symbol | Condition | Rati | ing | Units |
|------------------------------|------------|---------------|-------------|------|------|-------|
| item | Signal | Symbol | Condition | Min. | Max. | Units |
| Address hold time | | tAH6 | | 0 | _ | |
| Address setup time | A0 | tAW6 | | 0 | _ | |
| System cycle time | | tcyc6 | | 400 | _ | |
| Enable L pulse width (WRITE) | WR | tEWLW | | 220 | _ | |
| Enable H pulse width (WRITE) | | tEWHW | | 180 | _ | |
| Enable L pulse width (READ) | RD | t EWLR | | 220 | _ | ns |
| Enable H pulse width (READ) | , KD | tEWHR | | 180 | _ | |
| WRITE Data setup time | | tDS6 | | 40 | _ | |
| WRITE Address hold time | D0 to D7 | tDH6 | | 0 | _ | |
| READ access time | ילם טו טען | tACC6 | CL = 100 pF | _ | 140 | |
| READ Output disable time | | tOH6 | CL = 100 pF | 10 | 100 | |

Table 29

(VDD = 1.8V, Ta = -30 to 85%)

| | • | | | VDD = 1.8V | | 00 C) |
|------------------------------|------------|---------------|-------------|------------|------|--------|
| Item | Signal | Symbol | Condition | Rati | ing | Units |
| item | Sigilal | Symbol | Condition | Min. | Max. | Ullits |
| Address hold time | | t AH6 | | 0 | _ | |
| Address setup time | A0 | tAW6 | | 0 | _ | |
| System cycle time | | tcyc6 | | 640 | _ | |
| Enable L pulse width (WRITE) | WR | t EWLW | | 360 | _ | |
| Enable H pulse width (WRITE) | WK | tewhw | | 280 | _ | |
| Enable L pulse width (READ) | - RD | t EWLR | | 360 | _ | ns |
| Enable H pulse width (READ) | , KD | t EWHR | | 280 | _ | |
| WRITE Data setup time | | tDS6 | | 80 | _ | |
| WRITE Address hold time | D0 to D7 | tDH6 | | 0 | _ | |
| READ access time | 7 50 10 57 | tACC6 | CL = 100 pF | _ | 240 | |
| READ Output disable time | | tOH6 | CL = 100 pF | 10 | 200 | |

^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(tr + tf) \le (tCYC6 - tEWLW - tEWHW)$ for $(tr + tf) \le (tCYC6 - tEWLR - tEWHR)$ are specified.

^{*2} All timing is specified using 20% and 80% of VDD as the reference.

^{*3} tewlw and tewlr are specified as the overlap between $\overline{CS1}$ being "L" (CS2 = "H") and E.

The Serial Interface




Table 30

(VDD = 3.3V, Ta = -30 to 85%)

| Item | Cianal | Cumbal | Condition | Rat | | Units |
|---------------------|--------|--------|-----------|------|------|-------|
| item | Signal | Symbol | Condition | Min. | Max. | Units |
| Serial Clock Period | | Tscyc | | 50 | _ | |
| SCL "H" pulse width | SCL | Tshw | | 25 | _ | |
| SCL "L" pulse width | | Tslw | | 25 | _ | |
| Address setup time | A0 | TSAS | | 20 | _ | |
| Address hold time | AU | Tsah | | 10 | _ | ns |
| Data setup time | SI | Tsds | | 20 | _ | |
| Data hold time | - 31 | TSDH | | 10 | _ | |
| CS-SCL time | CS | Tcss | | 20 | _ | |
| CS-SCL time | | Tcsh | | 40 | _ | |

Table 31

(VDD = 2.7V, Ta = -30 to 85℃)

| Item | Signal | Symbol | Condition | Rati | Units | |
|---------------------|--------|----------|-----------|------|-------|--------|
| item | Signal | Syllibol | Condition | Min. | Max. | Ullits |
| Serial Clock Period | | Tscyc | | 100 | _ | |
| SCL "H" pulse width | SCL | Tshw | | 50 | _ | |
| SCL "L" pulse width | | Tslw | | 50 | _ | |
| Address setup time | A0 | TSAS | | 30 | _ | |
| Address hold time | AU | TSAH | | 20 | _ | ns |
| Data setup time | SI | Tsds | | 30 | _ | |
| Data hold time | 51 | TSDH | | 20 | _ | |
| CS-SCL time | 00 | Tcss | | 30 | _ | |
| CS-SCL time | CS | Тсѕн | | 60 | _ | |

Table 32

(VDD = 1.8V, Ta = -30 to 85%)

| | | | | | | J J J J, |
|---------------------|--------|--------|-----------|------|------|----------|
| Item | Signal | Symbol | Condition | Rat | ing | Units |
| item | Signal | Symbol | Condition | Min. | Max. | Ullits |
| Serial Clock Period | | Tscyc | | 200 | | |
| SCL "H" pulse width | SCL | Tshw | | 80 | _ | |
| SCL "L" pulse width | | Tslw | | 80 | _ | |
| Address setup time | AO | TSAS | | 60 | _ | |
| Address hold time | AU | TSAH | | 30 | _ | ns |
| Data setup time | SI | Tsds | | 60 | _ | |
| Data hold time | 31 | TSDH | | 30 | _ | |
| CS-SCL time | CS | Tcss | | 40 | _ | |
| CS-SCL time | cs | Тсѕн | | 100 | _ | |

 $^{^{\}star}1$ The input signal rise and fall time (tr, tf) are specified at 15 ns or less. $^{\star}2$ All timing is specified using 20% and 80% of VDD as the standard.

Reset Timing




Figure 41

Table 36

| (VDD = 3.3V, Ta = -30 to 85%) | | | | | | |
|---------------------------------|-------|------|--------|--|--|--|
| | Units | | | | | |
| lin. | Tvn. | Max. | Ullits | | | |

| Item | Item Signal Symb | | Condition | Rating | | | Units |
|-----------------------|------------------|------------|-----------|----------------|--------|-----|-------|
| item | Signal | Symbol | Condition | Min. Typ. Max. | Ullits | | |
| Reset time | | t R | | _ | _ | 1.0 | us |
| Reset "L" pulse width | /RES | trw | | 1.0 | 1 | 1 | us |

Table 37

(VDD = 2.7V, Ta = -30 to 85%)

| Item | Signal S | Symbol | Condition | | Units | | |
|-----------------------|----------|------------|-----------|------|-------|------|--------|
| item | Signal | Зуньон | Condition | Min. | Тур. | Max. | Ullits |
| Reset time | | t R | | _ | _ | 2.0 | us |
| Reset "L" pulse width | /RES | trw | | 2.0 | _ | _ | us |

Table 38

(VDD = 1.8V, Ta = -30 to 85%)

| Item | Signal Symbol | Condition | | Rating | | | |
|-----------------------|---------------|------------|-----------|--------|-------|-----|----|
| item | Signal | Зуньон | Min. Typ. | Max. | Units | | |
| Reset time | | t R | | _ | _ | 3.0 | us |
| Reset "L" pulse width | /RES | trw | | 3.0 | _ | _ | us |

 $^{^{\}ast}1$ All timing is specified with 20% and 80% of VDD as the standard.

THE MPU INTERFACE (REFERENCE EXAMPLES)

The ST7565P Series can be connected to either 80X86 Series MPUs or to 68000 Series MPUs. Moreover, using the serial interface it is possible to operate the ST7565P series chips with fewer signal lines.

The display area can be enlarged by using multiple ST7565P Series chips. When this is done, the chip select signal can be used to select the individual ICs to access.

(1) 8080 Series MPUs




Figure 42-1






Figure 42-2

(3) Using the Serial Interface




Figure 42-3

CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLE)

The liquid crystal display area can be enlarged with ease through the use of multiple ST7565P Series chips. Use a same equipment type.

(1) ST7565P (master) ↔ ST7565P (slave)





Figure 43-1



(2) Single-chip Structure




Figure 43-2

(3) Double-chip Structure




Figure 43-3

Change Notes:

| 2004.04.05 | Ver 1.2a | Modify Serial interface Timing Character. |
|------------|----------|--|
| 2004.05.18 | Ver 1.3 | • Change Temperature compensation rate to -0.05%/°C. |
| 2004.05.31 | Ver 1.4 | Add I/O pin ITO resistor limitation. |
| 2004.06.24 | Ver 1.5 | Modify Page 2 PAD Diagram. |
| 2004.07.14 | Ver 1.6 | Modify Page 19 V1~V4 voltage setting with different bias set command. |
| 2005.09.22 | Ver 1.7 | Modify Feature Description; Modify operating temperature; Modify PIN Name: PAD 80~85 to TEST0~5; Modify Absolute Maximum Ratings; Modify Ta of DC Characteristics and Reset Timing; Remove redundant Page 28; Modify reference voltage to Vss (Page 58, 59). |
| 2006.02.13 | Ver 1.8 | Modify the description of DC characteristics. Modify function description. Redraw figures. Redraw the PAD DIAGRAM. Highlight the HPM (High Power Mode) description. Put emphasis on the power OFF procedure (Page 56-57). |
| 2006/03/10 | Ver 1.9 | Fix Ver. 1.8: Booster Circuit mistake (Booster X6, Page 32). |
| 2007/11/06 | Ver 1.9a | Modify PAD pitch between COM[40] and alignment mark of PAD DIAGRAM. (Page 2). |