

Arithmetic logic unit

74F181


FEATURES

- Provides 16 arithmetic operation: add, subtract, compare, and double; plus 12 other arithmetic operations
- Provides all 16 logic operations of two variables: Exclusive-OR, Compare, AND, NAND, NOR, OR, plus 10 other logic operations
- Full look-ahead carry for high speed arithmetic operation on long words
- 40% faster than 'S181 with only 30% 'S181 power consumption
- Available in 300mil-wide Slim 24-pin Dual In-Line package

DESCRIPTION

The 74F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S0–S3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active-High or active-Low operands. The Function Table lists these operations.

PIN CONFIGURATION



TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F181	7.0ns	43mA

ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$
24-Pin Plastic Slim DIP (300 mil)	N74F181N
24-Pin Plastic SOL	N74F181D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$\bar{A}0\text{--}\bar{A}3$	A operand inputs	1.0/3.0	20μA/1.8mA
$\bar{B}0\text{--}\bar{B}3$	B operand inputs	1.0/3.0	20μA/1.8mA
M	Mode control input	1.0/1.0	20μA/0.6mA
S0–S3	Function select input	1.0/4.0	20μA/2.4mA
Cn	Carry input	1.0/5.0	20μA/3.0mA
Cn+4	Carry output	50/33	1.0mA/20mA
P	Carry Propagate output	50/33	1.0mA/20mA
G	Carry Generate output	50/33	1.0mA/20mA
A=B	Compare output	OC/33	OC/20mA
$\bar{F}0\text{--}\bar{F}3$	Outputs	50/33	1.0mA/20mA

**NOTE:** One (1.0) FAST unit load is defined as: 20μA in the High state and 0.6mA in the Low state.  
OC = Open Collector


Arithmetic logic unit

74F181

LOGIC SYMBOL




IEC/IEEE SYMBOL



## Arithmetic logic unit

74F181

## LOGIC DIAGRAM



# Arithmetic logic unit

# 74F181

When the Mode Control input (M) is High, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode control input is Low, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry look-ahead and provides for either ripple carry between device using the  $C_{n+4}$  output, or for carry look-ahead between packages using the signals  $\bar{P}$  (Carry Propagate) and  $\bar{G}$  (Carry Generate).  $\bar{P}$  and  $\bar{G}$  are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output ( $C_{n+4}$ ) signal to the Carry input ( $C_n$ ) of the next unit. For high-speed operation, the device is used in conjunction with the 74F182 carry look-ahead circuit. One carry look-ahead package is required for each group of four 74F181 devices. Carry look-ahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A=B output from the device goes High when all four F outputs are High and can be used to indicate logic equivalence over 4-bits

when the unit is in the subtract mode. The A=B output is open-collector and can be wired-AND with other A=B outputs to give a comparison for more than 4 bits. The A=B signal can also be used with the  $C_{n+4}$  signal to indicate  $A > B$  and  $A < B$ . The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus select code LHHH generates A minus B minus 1 (two's complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (one's complement), a carry out means borrow; thus, a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active-Low inputs producing active-Low outputs or with active-High inputs producing active-High outputs. For either case, the table lists the operations that are performed to the operands labeled inside the logic symbol.

## MODE-SELECT FUNCTION TABLE

MODE SELECT INPUTS				ACTIVE HIGH INPUTS & OUTPUTS		ACTIVE LOW INPUTS & OUTPUTS	
S3	S2	S1	S0	Logic (M=H)	Arithmetic** (M=L) (Cn=H)	Logic (M=H)	Arithmetic** (M=L) (Cn=L)
L	L	L	L	$\bar{A}$	A	$\bar{A}$	A minus 1
L	L	L	H	$\overline{A+B}$	A+B	$\overline{AB}$	AB minus 1
L	L	H	L	$\bar{A}B$	$A+\bar{B}$	$\bar{A}+B$	$A\bar{B}$ minus 1
L	L	H	H	Logical 0	minus 1	Logical 1	minus 1
L	H	L	L	$\bar{A}\bar{B}$	A plus $\bar{A}\bar{B}$	$\bar{A}+B$	A plus (A+B)
L	H	L	H	$\bar{B}$	(A+B) plus $\bar{A}\bar{B}$	$\bar{B}$	AB plus (A+B)
L	H	H	L	$A\oplus B$	A minus B minus 1	$\overline{A\oplus B}$	A minus B minus 1
L	H	H	H	$A\bar{B}$	AB minus 1	$A+\bar{B}$	A+B
H	L	L	L	$\bar{A}+B$	A plus AB	$\bar{A}\bar{B}$	A plus (A+B)
H	L	L	H	$\overline{A\oplus B}$	A plus B	$A\oplus B$	A plus B
H	L	H	L	B	(A+B) plus AB	B	$A\bar{B}$ plus (A+B)
H	L	H	H	AB	AB minus 1	A+B	A+B
H	H	L	L	Logical 1	A plus A*	Logical 0	A plus A*
H	H	L	H	$A+\bar{B}$	(A+B) plus A	$A\bar{B}$	AB plus A
H	H	H	L	A+B	(A+B) plus A	AB	$A\bar{B}$ plus A
H	H	H	H	A	A minus 1	A	A

H = High voltage level

L = Low voltage level

\* = Each bit is shifted to the next more significant position.

\*\* = Arithmetic operations expressed in two's complement notation.

## Arithmetic logic unit

74F181

**Table 1. Sum Mode Test**Function Inputs:  $S_0 = S_3 = 4.5V$ ,  $S_1 = S_2 = M = 0V$ 

PARAMETER	INPUT UNDER TEST	OTHER INPUT, SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST
		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	
$t_{PLH}, t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	Remaining $\bar{A}$ and $\bar{B}$	Cn	$F_i$
$t_{PLH}, t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	Remaining $\bar{A}$ and $\bar{B}$	Cn	$\bar{F}_i$
$t_{PLH}, t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}, \bar{B}, Cn$	$\bar{P}$
$t_{PLH}, t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	None	Remaining $\bar{A}, \bar{B}, Cn$	$\bar{P}$
$t_{PLH}, t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{B}$	Remaining $\bar{A}, Cn$	$\bar{G}$
$t_{PLH}, t_{PHL}$	$\bar{B}_i$	None	$\bar{A}_i$	Remaining $\bar{B}$	Remaining $\bar{A}, Cn$	$\bar{G}$
$t_{PLH}, t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{B}$	Remaining $\bar{A}, Cn$	$C_{n+4}$
$t_{PLH}, t_{PHL}$	$\bar{B}_i$	None	$\bar{A}_i$	Remaining $\bar{B}$	Remaining $\bar{A}, Cn$	$C_{n+4}$
$t_{PLH}, t_{PHL}$	Cn	None	None	All $\bar{A}$	All $\bar{B}$	Any $\bar{F}$ or $C_{n+4}$

**Table 2. Diff Mode Test**Function Inputs:  $S_1 = S_2 = 4.5V$ ,  $S_0 = S_3 = M = 0V$ 

PARAMETER	INPUT UNDER TEST	OTHER INPUT, SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST
		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	
$t_{PLH}, t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{A}$	Remaining $\bar{B}, Cn$	$\bar{F}_i$
$t_{PLH}, t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	Remaining $\bar{A}$	Remaining $\bar{B}, Cn$	$\bar{F}_i$
$t_{PLH}, t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	None	Remaining $\bar{A}, \bar{B}, Cn$	$\bar{P}$
$t_{PLH}, t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	None	Remaining $\bar{A}, \bar{B}, Cn$	$\bar{P}$
$t_{PLH}, t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}, \bar{B}, Cn$	$\bar{G}$
$t_{PLH}, t_{PHL}$	$\bar{B}_i$	None	$\bar{A}_i$	None	Remaining $\bar{A}, \bar{B}, Cn$	$\bar{G}$
$t_{PLH}, t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{A}$	Remaining $\bar{B}, Cn$	$A=B$
$t_{PLH}, t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	Remaining $\bar{A}$	Remaining $\bar{B}, Cn$	$A=B$
$t_{PLH}, t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}, \bar{B}, Cn$	$C_{n+4}$
$t_{PLH}, t_{PHL}$	$\bar{B}_i$	None	$\bar{A}_i$	None	Remaining $\bar{A}, \bar{B}, Cn$	$C_{n+4}$
$t_{PLH}, t_{PHL}$	Cn	None	None	All $\bar{A}$ and $\bar{B}$	None	Any $\bar{F}$ or $C_{n+4}$

**Table 3. Logic Mode Test**Function Inputs:  $S_1 = S_2 = 4.5V$ ,  $S_0 = S_3 = 0V$ 

PARAMETER	INPUT UNDER TEST	OTHER INPUT, SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST
		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	
$t_{PLH}, t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}, \bar{B}, Cn$	$F_i$
$t_{PLH}, t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	None	Remaining $\bar{A}, \bar{B}, Cn$	$F_i$

**ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limits set forth in this table may impair the useful life of the device.)

Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage	-0.5 to +7.0	V
$V_{IN}$	Input voltage	-0.5 to +7.0	V
$I_{IN}$	Input current	-30 to +5	mA
$V_{OUT}$	Voltage applied to output in High output state	-0.5 to $V_{CC}$	V
$I_{OUT}$	Current applied to output in Low output state	40	mA
$T_{amb}$	Operating free-air temperature range	0 to +70	°C
$T_{stg}$	Storage temperature range	-65 to +150	°C

## Arithmetic logic unit

74F181

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		LIMITS			UNIT
			MIN	NOM	MAX	
$V_{CC}$	Supply voltage		4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage		2.0			V
$V_{IL}$	Low-level input voltage				0.8	V
$I_{IK}$	Input clamp current				-18	mA
$V_{OH}$	High level output voltage	A=B only			4.5	V
$I_{OH}$	High-level output current	Any output except A=B			-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_{amb}$	Operating free-air temperature range		0		+70	°C

## DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS <sup>1</sup>			LIMITS			UNIT
						MIN	TYP <sup>2</sup>	MAX	
I <sub>OH</sub>	High-level output current	A=B only	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX; V <sub>IH</sub> = MIN, V <sub>OH</sub> = MAX					250	μA
V <sub>OH</sub>	High-level output voltage	Any output except A=B	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN	I <sub>OH</sub> = MAX	±10%V <sub>CC</sub>	2.5			V
					±5%V <sub>CC</sub>	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN	I <sub>OL</sub> = MAX	±10%V <sub>CC</sub>		0.30	0.50	V
					±5%V <sub>CC</sub>		0.30	0.50	
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>				−0.73	−1.2	V
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V					100	μA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V					20	μA
I <sub>IL</sub>	Low-level input current	M	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5V					−0.6	mA
		Ā0–Ā3, B0–B3						−1.8	mA
		S0–S3						−2.4	mA
		Cn						−3.0	mA
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>	Any output except A=B	V <sub>CC</sub> = MAX			−60		−150	mA
I <sub>CC</sub>	Supply current (total)	I <sub>CCH</sub>	V <sub>CC</sub> = MAX	S0–S3=M=Ā0–Ā3=4.5V, B0–B3=Cn=GND			43	65	mA
		I <sub>CCL</sub>		S0–S3=M=4.5V, B0–B3=Cn=Ā0–Ā3=GND			43	65	mA

## NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_{amb} = 25^\circ\text{C}$ .
- Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

## Arithmetic logic unit

74F181

## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS				LIMITS					UNIT
						V <sub>CC</sub> = +5.0V T <sub>amb</sub> = +25°C C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω			V <sub>CC</sub> = +5.0V ± 10% T <sub>amb</sub> = 0°C to +70°C C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		
		Mode	Table	Waveform	Condition	MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay C <sub>n</sub> to C <sub>n+4</sub>	Sum Diff	1 2	1	M=0V	3.0 2.5	5.0 5.0	8.0 8.0	3.0 2.5	8.5 8.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā <sub>n</sub> or B <sub>n</sub> to C <sub>n+4</sub>	Sum	1	2	M=S1=S2=0V, S0=S3=4.5V	5.0 5.0	9.0 8.0	12.0 12.0	5.0 5.0	13.0 12.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā <sub>n</sub> or B <sub>n</sub> to C <sub>n+4</sub>	Diff	2	2	M=S0=S3=0V, S1=S2=4.5V	5.0 5.0	9.5 8.0	13.0 12.0	5.0 5.0	14.0 12.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay C <sub>n</sub> to F <sub>n</sub>	Diff Sum	2 1	1	M=0V	3.0 3.0	5.0 5.0	8.0 8.0	3.0 2.5	9.0 9.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā <sub>n</sub> or B <sub>n</sub> to G	Sum	1	1	M=S1=S2=0V, S0=S3=4.5V	3.0 3.0	5.0 5.0	7.5 7.5	2.5 2.5	8.0 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā <sub>n</sub> or B <sub>n</sub> to G	Diff	2	2	M=S0=S3=0V, S1=S2=4.5V	3.0 3.0	4.5 5.0	8.0 8.5	2.5 2.5	9.0 9.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā <sub>n</sub> or B <sub>n</sub> to P	Sum	1	2	M=S1=S2=0V, S0=S3=4.5V	2.5 3.0	4.0 4.5	7.0 7.5	2.0 2.5	7.5 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā <sub>n</sub> or B <sub>n</sub> to P	Diff	2	1, 2	M=S0=S3=0V, S1=S2=4.5V	2.5 3.0	4.0 5.0	7.5 8.5	2.0 2.5	8.0 9.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā <sub>i</sub> or B <sub>i</sub> to F <sub>i</sub>	Sum	1	1, 2	M=S1=S2=0V, S0=S3=4.5V	3.0 3.0	4.5 4.5	7.5 7.5	2.5 3.0	8.5 8.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā <sub>i</sub> or B <sub>i</sub> to F <sub>i</sub>	Diff	2	1, 2	M=S0=S3=0V, S1=S2=4.5V	3.0 3.0	4.5 5.0	8.5 8.5	2.5 3.0	9.0 9.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā <sub>n</sub> or B <sub>n</sub> to F <sub>n</sub>	Sum		1, 2		3.5 3.5	6.0 5.5	10.0 9.5	3.0 3.0	11.0 10.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā <sub>n</sub> or B <sub>n</sub> to F <sub>n</sub>	Diff		1, 2		4.0 4.5	6.5 7.0	10.5 10.5	3.5 4.5	11.0 11.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā <sub>i</sub> or B <sub>i</sub> to F <sub>i</sub>	Logic	3	1, 2	M=4.5V	3.5 3.5	5.5 5.5	9.0 10.0	3.0 3.0	9.5 10.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ā <sub>n</sub> or B <sub>n</sub> to A=B	Diff	2	1, 2	M=S0=S3=0V, S1=S2=4.5V	10.0 6.0	14.0 8.5	19.0 12.5	9.5 5.5	20.5 12.5	ns

## NOTES:

" $\bar{A}_n$  or  $\bar{B}_n$  to  $F_n$ " means any  $\bar{A}$  or any  $\bar{B}$  to any  $F$ ; " $\bar{A}_i$  or  $\bar{B}_i$  to  $\bar{F}_i$ " means  $\bar{A}1, \bar{B}1$  to  $\bar{F}1$ ;  $\bar{A}2, \bar{B}2$  to  $\bar{F}2$  (the identifying number must be the same).


## Arithmetic logic unit

74F181


## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS					UNIT
				V <sub>CC</sub> = +5.0V T <sub>amb</sub> = +25°C C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω			V <sub>CC</sub> = +5.0V ± 10% T <sub>amb</sub> = 0°C to +70°C C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		
				MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay S <sub>i</sub> to F <sub>i</sub> (Inverting)		1	3.5 3.5	5.5 5.0	8.0 8.0	3.0 3.0	9.0 9.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay S <sub>i</sub> to F <sub>i</sub> (Non-Inverting)		2	3.0 3.0	5.5 5.5	8.5 8.5	3.0 3.0	9.5 9.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay S <sub>i</sub> to A=B (Inverting)		1	10.5 6.0	16.5 8.0	22.5 11.0	10.5 6.0	24.0 11.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay S <sub>i</sub> to A=B (Non-Inverting)		2	10.0 5.5	15.0 8.5	19.0 12.5	10.0 5.0	21.0 13.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay S <sub>i</sub> to C <sub>n+4</sub> (Inverting)		1	3.5 3.0	7.0 5.5	11.0 10.0	3.0 2.5	12.5 10.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay S <sub>i</sub> to G̅ (Non-Inverting)		2	2.5 2.5	5.0 4.0	7.5 7.5	2.5 2.5	8.0 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay S <sub>i</sub> to P̅ (Non-Inverting)		2	2.5 2.5	4.0 4.5	6.5 7.0	2.5 2.5	7.0 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay M to F <sub>i</sub> (Inverting)	Sum	1	3.5 3.5	6.0 6.0	8.5 8.5	3.5 3.5	9.5 9.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay M to F <sub>i</sub> (Non-Inverting)	Sum	2	4.5 4.0	7.0 6.0	10.0 9.5	4.5 4.0	11.0 10.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay M to F <sub>i</sub> (Inverting)	Diff	1	3.5 3.5	6.0 6.0	8.5 8.5	3.5 3.5	9.5 9.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay M to F <sub>i</sub> (Non-Inverting)	Diff	2	4.0 4.0	7.0 6.0	10.0 9.5	4.0 4.0	11.5 10.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay M to A=B (Inverting)	Sum	1	12.0 6.5	16.0 8.0	20.0 11.0	11.0 6.0	22.0 11.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay M to A=B (Non-Inverting)	Sum	2	13.0 6.5	17.0 8.0	21.0 10.5	12.0 6.0	24.0 11.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay M to A=B (Inverting)	Diff	1	11.5 6.0	16.0 8.0	20.0 10.5	10.5 6.0	22.0 11.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay M to A=B (Non-Inverting)	Diff	2	13.0 6.0	17.0 8.0	21.5 11.0	12.5 6.0	24.0 11.5	ns

## AC WAVEFORMS

For all waveforms,  $V_M = 1.5V$ .

Waveform 1. Propagation Delay for Non-Inverting Paths



Waveform 2. Propagation Delay for Inverting Paths



Arithmetic logic unit

74F181

TEST CIRCUIT AND WAVEFORMS

