

# Architecture Lab1 Report--Part 2

姜海天 19307110022

## Stage 1: Figure out `loop.s`

Only by figuring out what `loop.s` is doing and what the value of `16($r30)` is can we test the correctness of out pipeline CPU. Reference: [MIPS Instruction Reference](#)

Here is the C code I reversed from `loop.s`.

```
1 // pseudo-code.c
2 int main(){
3     int result = 0; // 16($fp)
4     int tmp = 0; // r6
5
6     /* detailed version like the assembly code
7     for (int r2 = result; r2 < 10; ){ // r3 = (r2 < 10)
8         int r4 = r2;
9         int r5 = r4 << 2;
10        r4 = r5 - 13;
11        tmp += r4;
12        int r3 = result;
13        r2 = r3 + 1;
14        result = r2;
15    } */
16
17    // human-readable version
18    for (; result < 10; ++result){
19        tmp += (result << 2) - 13;
20    }
21    result = tmp & 0xffff;
22    return 0;
23 }
```

Running the `pseudo-code.c`, we can get the final result of `16($r30)` is 50.

|    | result | r4  | tmp |
|----|--------|-----|-----|
| 1  |        |     |     |
| 2  | 0      | -13 | -13 |
| 3  | 1      | -9  | -22 |
| 4  | 2      | -5  | -27 |
| 5  | 3      | -1  | -28 |
| 6  | 4      | 3   | -25 |
| 7  | 5      | 7   | -18 |
| 8  | 6      | 11  | -7  |
| 9  | 7      | 15  | 8   |
| 10 | 8      | 19  | 27  |
| 11 | 9      | 23  | 50  |
| 12 | 10     | /   | /   |

## Stage 2: Reading source code

Useful source code fragments for coding, stored here for check.

```
1 // part of file: host.h
2 typedef int bool_t;          /* generic boolean type */
3 typedef unsigned char byte_t; /* byte - 8 bits */
4 typedef signed char sbyte_t;
5 typedef unsigned short half_t; /* half - 16 bits */
6 typedef signed short shalf_t;
7 typedef unsigned int word_t;   /* word - 32 bits */
8 typedef signed int sword_t;
```

```
1 // part of file: machine.h
2 typedef word_t md_addr_t;
3 typedef struct {
4     word_t a; /* simplescalar opcode (must be unsigned) */
5     word_t b; /* simplescalar unsigned immediate fields */
6 } md_inst_t;
7
8 /* integer register specifiers */
9 #define RS      (inst.b >> 24) /* reg source #1 */
10 #define RT      ((inst.b >> 16) & 0xff) /* reg source #2 */
11 #define RD      ((inst.b >> 8) & 0xff) /* reg dest */
12 /* returns shift amount field value */
13 #define SHAMT    (inst.b & 0xff)
14 /* returns 16-bit signed immediate field value */
15 #define IMM      ((int)((/* signed */short)(inst.b & 0xffff)))
16 #define UIMM     (inst.b & 0xffff)
17 /* returns 26-bit unsigned absolute jump target field value */
18 #define TARG     (inst.b & 0x3ffffff)
19
20 void
21 md_print_insn(md_inst_t inst, /* instruction to disassemble */
22               md_addr_t pc,   /* addr of inst, used for PC-rels */
23               FILE *stream); /* output stream */
```

```
1 // part of file: sim-pipe.h
2 #define MD_FETCH_INSTI(INST, MEM, PC) \
3     { INST.a = MEM_READ_WORD(mem, (PC)); \
4       INST.b = MEM_READ_WORD(mem, (PC) + sizeof(word_t)); }
5 #define SET_OPCODE(OP, INST) ((OP) = ((INST).a & 0xff))
```

```
1 // part of file: sim-pipe.c
2 #define SET_NPC(EXPR) (regs.reg_NPC = (EXPR))
3 /* current program counter */
4 #define CPC (regs.reg_PC)
5 /* general purpose registers */
6 #define GPR(N) (regs.reg_R[N])
7 #define SET_GPR(N, EXPR) (regs.reg_R[N] = (EXPR))
8 #define INC_INSN_CTR() sim_num_insn++
```

## Stage 3: Sequential+jump, pipeline, no hazard guard

In this stage, I implemented a naïve pipelined CPU that cannot handle branch, jump or any hazard.

### 3.1 Data structure of buffers

Every step of the execution process in the CPU is required to be printed. `machine.h` provided a function `md_print_insn(md_inst_t inst, md_addr_t pc, FILE *stream)` for printing the instruction being executed. The function takes the instruction and the address of the instruction as parameters, so we have to record these values in the buffers. Therefore, `md_inst_t inst;` and `md_addr_t pc;` appear in all buffer struct.

1. For `ifid_buf`, only the two above are sufficient, because `NPC` can be not cared by the latter pipelines.
2. For `idex_buf`, `rs` and `rt` are needed to store the number of register for hazard checking; `rs_val=GPR(rs)` and `rt_val=GPR(rt)` are needed to pass the value read from register file; `opcode` is needed for transferring the opcode decoded during instruction decoding pipeline.
3. For `exmem_buf`, we can get the information about whether the instruction need `load_mem` or `write_rt` or `write_rd` from the execution process, and `write_enable` signal is also generated in execution. Also, we need to store `ALU_out`. If it is a `sw` instruction, we need `data_in` to store the value we want to write into memory. We also have to store the number of register in `rs` and `rt` for future hazard checking.
4. For `memwb_buf`, we need `from_mem` and `ALU_out` to store the data we may write, and `write_rt`, `write_rd`, `load_mem` to know where and which to write. We also have to store the number of register in `rs` and `rt` for future hazard checking.
5. For `wb_buf`, nothing more is needed, `inst` and `pc` are used for `print_trace`.

### 3.2 Main loop

Now that the buffers are set, every part of the pipeline can take the value it need from the former buffer and write the answers to the latter buffer. So in each cycle, the 5 pipelines can do their jobs separately. But the order is crucial. A correct order should be like this.

```
1 while (TRUE){
2     INC_INSN_CTR();
3     do_wb();
4     do_mem();
5     do_ex();
6     do_id();
7     do_if();
8     print_trace();
9 }
```

Basically, the order of the pipelines is the reverse order. This is because the buffers should be used before updated. What's more, write register before read register(instruction decoding) can naturally avoid structural hazard.

In physical word, this "reverse order" is implemented because the buffers' value will not be updated until the rising edge of clock.

### 3.3 Bug I met

Because the naïve CPU only supports sequential and jump instructions, the code for register buffer transferring is rather simple. With the data structure of buffers and the source code, I think it is quite easy to understand, so I won't tell the details about the implementation. I will only show the bug I have met.

```
1 void do_if(){
2     CPC = regs.regs_NPC;
3     md_inst_t inst;
4     MD_FETCH_INSTI(inst, mem, CPC)
5     int opcode;
6     MD_SET_OPCODE(opcode, inst);
7     if (opcode == JUMP){ // no other work needed for JUMP instruction
8         SET_NPC((CPC & 0xf0000000) | (TARG << 2));
9     }else{
10        SET_NPC(CPC + sizeof(md_inst_t));
11    }
12    fd.inst = inst;
13    fd.pc = CPC;
14 }
```

The naïve `do_if` is implemented like this. After running the `sim-pipe-naive`, I found that the first instruction of my test assembly code cannot be executed. So I checked about the `CPC` and found that the given `simpipes.c` did the job in a way different from me. The original `regs.regs_NPC = regs.regs_PC + sizeof(md_inst_t);` before the while-true loop should be changed into `regs.regs_NPC = regs.regs_PC;`. After that, the `sim-pipe-naive` can work as desired, namely a processor that cannot deal with branch or data hazard.

The test assembly code:

```
1     .global __start
2     __start:
3     nop
4     li $fp,0x7fff0000
5     nop
6     nop
7     sw $fp,16($fp)
8     j $L1
9     li $6,0
10  $L1:
11     nop
12     lw $2,16($fp)
13     nop
14     nop
15     slt $3,$2,10
16     syscall
```

### 3.4 Currently supported instructions

`ADD`, `ADDU`, `SUBU`, `ADDUI`, `ADDI`, `LUI`, `LW`, `SW`, `SLL`, `SLTI`, `JUMP`.

The source code of `sim-pipe-naive.c` will be enclosed.

## Stage 4: Modify naïve CPU to be pipeline with stall

Here, I will implement a workable pipeline using bubbles.

### 4.1 Solve data hazard

To solve data hazard using bubbles, we shall first detect data hazard and then set the control signals(buffer registers) so that the CPU acts like executing a `NOP` instruction. So we need a `check_and_set` before executing the five stage in every cycle.

If the register to be read in instruction decoding stage (that is `de.rs` and `de.rt`) is the same as the register to be written in latter stage(former instruction), then there is data hazard. So we can simply check registers to be written(`de.rs`, `de.rt`) with the register to be read(`em.rd`, `em.rt`, `mw.rd`, `mw.rt`).

After detecting the data hazard, we will take the instruction in ID stage back to IF stage to start over again, and set the instruction in ID stage as `NOP` to pass the bubble.

So here is the `check_and_set`

```
1 void check_and_set(){
2     bool_t em_rt_hazard=em.write_rt&&((de.rs==em.rt) || (de.rt==em.rt));
3     bool_t em_rd_hazard=em.write_rd&&((de.rs==em.rd) || (de.rt==em.rd));
4     bool_t mw_rt_hazard=mw.write_rt&&((de.rs==mw.rt) || (de.rt==mw.rt));
5     bool_t mw_rd_hazard=mw.write_rd&&((de.rs==mw.rd) || (de.rt==mw.rd));
6     /* explanation for checking inst.a != NOP:
7      if inst.a == NOP, the register still can be some meaningful register
8      number because the NOP can be set by CPU after detecting data hazard
9      but our CPU doesn't change other field. So we should make sure that
10     the data hazard we detect is not from a NOP instruction set by CPU*/
11     bool_t hazard_in_em=(em.inst.a!=NOP)&&(em_rt_hazard || em_rd_hazard);
12     bool_t hazard_in_mw=(mw.inst.a!=NOP)&&(mw_rt_hazard || mw_rd_hazard);
13     if (hazard_in_em){
14         printf("em\n");
15         fd.inst = de.inst;
16         fd.pc = de.pc;
17         de.inst.a = NOP;
18         de.opcode = 0; // opcode for NOP
19         em.write_enable = 0;
20         SET_NPC(CPC);
21     }
22     if (hazard_in_mw){
23         printf("mw\n");
24         fd.inst = de.inst;
25         fd.pc = de.pc;
26         de.inst.a = NOP;
27         de.opcode = 0;
28         SET_NPC(CPC);
29     }
30 }
```

## 4.2 Bug met here

A first silly bug is that in the line 11 and line 12, what I first wrote was:

```
1 bool_t hazard_in_em=(em.inst.a!=NOP)&&(em_rd_hazard||em_rd_hazard);
2 bool_t hazard_in_mw=(mw.inst.a!=NOP)&&(mw_rd_hazard||mw_rd_hazard);
```

It was a typo, so the hazard in register specified by rt will not be detected.

The second bug is a tricky one. What I wrote first was:

```
1 void check_and_set(){
2     ...
3     if (hazard_in_em){
4         fd.inst = de.inst;
5         fd.pc = de.pc;
6         de.inst.a = NOP;
7         de.opcode = 0;
8         em.write_rd = 0; // buggy line
9         em.write_rt = 0; // buggy line
10        em.write_enable = 0;
11        SET_NPC(CPC);
12    }
13 }
```

These 2 lines are redundant and harmful. If they were executed, the data hazard in memory stage will not be detected because `mw.write_rd` and `mw.write_rt` are inherited from `em.write_rd` and `em.write_rt` in `do_mem()`. But we need them to be the original value so that we can detect data hazard. From another perspective, what `em.write_rd` and `em.write_rt` does is to pass the value to `mw`, so they should remain unchanged.

After finding these two bugs, the CPU works as desired. We now only have branch and the consequent control hazard to do.

The test assembly code for the CPU at present:

```
1     .global __start
2     __start:
3     li $sp,0x7fff0000
4     move $fp,$sp          # data hazard
5     sw $fp,16($fp)        # data hazard
6     lw $5,16($fp)
7     j $L1
8     li $6,0
9     $L1:
10    lw $2,16($fp)
11    slt $3,$2,10           # data hazard
12    syscall
```

### 4.3 Add support for branch ( bne )

If we don't use data forwarding, we will find the control hazard two cycles later after the instruction passed execute pipeline.

Firstly, I add `em.go_branch` and `em.branch_addr` to record the information after ALU do the arithmetic for `bne`. And I added some judgements in `do_if()`, `do_id()` and `do_exe()` so that they can fetch the correct instruction desired by `bne` instruction and insert bubbles.

```
1 void do_if(){
2     if (em.go_branch){ // do the branch
3         CPC = em.branch_addr;
4     }else{
5         CPC = regs.regs_NPC;
6     }...
7 }
8 void do_id(){
9     if (em.go_branch) { // insert bubble
10         de.inst.a = NOP;
11         de.pc = fd.pc;
12         return;
13     }...
14 }
15 void do_ex(){
16     if (em.go_branch) { // insert bubble
17         em.inst.a = NOP;
18         em.pc = de.pc;
19         return;
20     }...
21     switch (de.opcode){
22         ...
23         case BNE:
24             if (de.rs_val != de.rt_val){
25                 em.go_branch = 1;
26                 em.branch_addr = em.pc + sizeof(md_inst_t) + (OFS << 2);
27             }
28             break;
29     }
30 }
```

But the CPU cannot work correctly. To be more exact, that is the CPU will not halt and the target instruction of `bne` will be fetched one cycle earlier.

After pondering on this bug before sleep, the next day, I figured out that since in one cycle, my pipelines are doing reversely (`wb` -> `mem` -> `exe` -> `id` -> `if`), what I have done in `exe` will immediately affect the `id` and `if` in the same cycle, which is not what the CPU should do. In physical world, these five parts do work together, so there is no worry like this, and that is also why the bug is here, because I figured out how to avoid control hazard based on real CPUs. If the reason why the bug appear(the discussion before) is clear, it is quite easy to solve the bug. We just need to know whether it is the same cycle after `do_exe` or the next cycle. Correct fetch and insert bubbles should be done in next cycle. The solution is to set `em.go_branch=1` if `bne` goes to branch, and set `em.go_branch=2` in the next cycle if `em.go_branch` is already 1. And all the fetching and inserting bubbles will be done only when `em.go_branch` is 2, which ensures they are done in the next cycle.

The bug-free version of dealing with control hazard:

```
1 void do_if(){
2     if (em.go_branch == 2){
3         CPC = em.branch_addr;
4         em.go_branch = 0;
5     }else if (em.go_branch == 1){
6         em.go_branch = 2; // set the signal so that go to branch in next
cycle
7         CPC = regs.regs_NPC;
8     }else{
9         CPC = regs.regs_NPC;
10    }
11 }
12 void do_id(){
13     if (em.go_branch == 2) {
14         de.inst.a = NOP;
15         de.pc = fd.pc;
16         return;
17     }
18 }
19 void do_ex(){
20     if (em.go_branch == 2) {
21         em.inst.a = NOP;
22         em.pc = de.pc;
23         return;
24     }
25 }
```

Now, I have finished the design of the CPU `sim-pipe-withsta11`, the source code is enclosed in `sim-pipe-withsta11.c`. Also, it worked well for `loop.s`, the trace file `trace-withsta11.txt` will also be enclosed.

Hooray!

#### 4.4 Currently supported instructions

`ADD`, `ADDU`, `SUBU`, `ADDUI`, `ADDi`, `LUI`, `LW`, `SW`, `SLL`, `SLTI`, `JUMP`, `BNE`.



## Stage 5: Pipeline with data forwarding

This part is relatively easy, because I only need to modify the `check_and_set()` function. There are two kinds of data hazard. The data hazard regarding read the register in use can be fully solved without stalling by data forwarding. But the use after load can not be solved in this way, because the usable data is got after memory stage, not execute stage. So I split the two of them into two functions.

```
1 void load_use_stall(){
2     // only load-use hazard needs stalling
3     if(em.inst.a != NOP && em.load_mem && (em.rt == de.rs || em.rt ==
4 de.rt)) {
5         fd.inst = de.inst;
6         fd.pc = de.pc;
7         de.inst = MD_NOP_INST;
8         de.opcode = 0;
9         SET_NPC(CPC);
10    }
11 }
12 void forward(){
13     bool_t em_rt_hazard = em.write_rt && ((de.rs == em.rt) || (de.rt ==
14 em.rt));
15     bool_t em_rd_hazard = em.write_rd && ((de.rs == em.rd) || (de.rt ==
16 em.rd));
17     bool_t mw_rt_hazard = mw.write_rt && ((de.rs == mw.rt) || (de.rt ==
18 mw.rt));
19     bool_t mw_rd_hazard = mw.write_rd && ((de.rs == mw.rd) || (de.rt ==
20 mw.rd));
21     bool_t hazard_in_em = (em.inst.a != NOP) && (em_rt_hazard ||
22 em_rd_hazard);
23     bool_t hazard_in_mw = (mw.inst.a != NOP) && (mw_rt_hazard ||
24 mw_rd_hazard);
25
26     if (hazard_in_em){
27         if ((em.write_rt && em.rt == de.rs) || (em.write_rd && em.rd ==
28 de.rs)){
29             de.rs_val = em.ALUout;
30         }else if ((em.write_rt && em.rt == de.rt) || (em.write_rd && em.rd
31 == de.rt)) {
32             de.rt_val = em.ALUout;
33         }
34     }else if(hazard_in_mw) {
35         if ((mw.write_rt && mw.rt == de.rs) || (mw.write_rd && mw.rd ==
36 de.rs)) {
37             de.rs_val = mw.load_mem?mw.from_mem:mw.ALUout;
38         }else if ((mw.write_rt && mw.rt == de.rt) || (mw.write_rd && mw.rd
39 == de.rt)) {
40             de.rt_val = mw.load_mem?mw.from_mem:mw.ALUout;
41         }
42     }
43 }
```

This code can go through the test file `loop.s` correctly. The complete source code will be enclosed.