

Architecture Lab1 Report--Part 1

姜海天 19307110022

Step 1: Installation

The installation process was smooth, there were no errors other than what had been mentioned in the installation manual.

My appended environment variables in `~/.bashrc` is listed as follows:

```
1 export IDIR=~/.simple
2 alias SIMFAST=$IDIR/simplesim-3.0/sim-fast
3 export TESTDIR=~/.19307110022/architecturelab-handout/project/part1/tests
```

Step 2&3: Run test cases and analyze

This is a hard process as my TA didn't offer the test cases :). After spending several hours finding the test cases in various directories, I was sure that my TA forgot to offer it, so I contacted him and got the test cases.....

Now run the test case:

```
1 jht@ubuntu:~$ SIMFAST $TESTDIR/test1
2 ...
3 sim: ** starting *fast* functional simulation **
4 panic: attempted to execute a bogus opcode [sim_main:sim-fast.c, line 444]
5 ...
```

The output for test2 is almost the same. This is an inevitable result because I haven't start to write my implementation of the two instructions. If we take a glance at `sim-fast.c`, we can easily find the following code, which explains where the error info come from.

```
1 // part of file: sim-fast.c
2 switch (op){
3     #define DEFINST(OP,MSK,NAME,OPFORM,RES,FLAGS,O1,O2,I1,I2,I3) \
4         case OP: \
5             SYMCAT(OP,_IMPL); \
6             break;
7     #define DEFLINK(OP,MSK,NAME,MASK,SHIFT) \
8         case OP: \
9             panic("attempted to execute a linking opcode");
10    #define CONNECT(OP)
11    #define DECLARE_FAULT(FAULT) \
12        { fault = (FAULT); break; }
13    #include "machine.def"
14    default:
15        panic("attempted to execute a bogus opcode");
16 }
```

Step 4: find opcode

Use `objdump` provided by the simple-scalar utilities.

```
1  jht@ubuntu:~$ $IDIR/simpleutils-990811/binutils/objdump --disassemble
   $TESTDIR/test1
2
3  test1:      file format ss-coff-little
4
5  Disassembly of section .text:
6
7  00400140 <__start>:
8      400140:  28 00 00 00      lw $16,0($29)
9      400144:  00 00 10 1d
10     400148:  a2 00 00 00      lui $28,4097
11     40014c:  01 10 1c 00
12     400150:  43 00 00 00      addiu $28,$28,-27296
13     400154:  60 95 1c 1c
14     400158:  43 00 00 00      addiu $17,$29,4
15     40015c:  04 00 11 1d
16     ...
17
18  00400240 <addok>:
19     400240:  43 00 00 00      addiu $29,$29,-40
20     400244:  d8 ff 1d 1d
21     400248:  34 00 00 00      sw $16,16($29)
22     40024c:  10 00 10 1d
23     400250:  42 00 00 00      addu $16,$0,$4
24     400254:  00 10 04 00
25     400258:  34 00 00 00      sw $17,20($29)
26     40025c:  14 00 11 1d
27     400260:  42 00 00 00      addu $17,$0,$5
28     400264:  00 11 05 00
29     400268:  34 00 00 00      sw $19,28($29)
30     40026c:  1c 00 13 1d
31     400270:  61 00 00 00      0x00000061:10111300
32     400274:  00 13 11 10
33     400278:  34 00 00 00      sw $31,32($29)
34     40027c:  20 00 1f 1d
35     400280:  34 00 00 00      sw $18,24($29)
36     400284:  18 00 12 1d
37     400288:  02 00 00 00      jal 4001f0 <test_addok>
38     40028c:  7c 00 10 00
39     ...
```

MIPS takes first 16 bits as annotation and second 16 bits as opcode, so it's obvious that the opcode for `addok` is 0x0061. Similarly, we can find that the opcode for `bitcount` is 0x0062.

Step 5: Implement the instruction

5.1 addOK

As mentioned in the lab manual, the format of the `addOK` instruction just follows the way of `add` instruction. For example, `addOK $s1, $s2, $s3` means setting `$s1` with value `0` if expression `$s2+$s3` overflows, otherwise with value `1`.

On the one hand, since the simple-scalar uses MIPS as its subset of ISA, the `addOK` instruction is formatted in the way of normal MIPS instructions. So I can use the registers exactly in the same way as the `add` instruction. On the other hand, the fields in `DEFINST` of `addOK` should be exactly as same as those in `add`.

After reading the annotation in `machine.def`, I found that the author had implemented a series of "helper functions" to simplify the construction of instructions, one of which is `OVER(X,Y)` -- check for overflow for `X+Y`, both signed. So the implementation is just an encapsulation of the `OVER` function.

In a nutshell, My `addOK` instruction is implemented in the following way:

```
1 // part of file: machine.def
2 #define ADDOK_IMPL          \
3 {                            \
4     if (OVER(GPR(RS), GPR(RT))) { \
5         SET_GPR(RD, 0);          \
6     } else {                  \
7         SET_GPR(RD, 1);          \
8     }                          \
9 }
10 DEFINST(ADDOK,      0x61,          // the same as ADD
11 "addOK",           "d,s,t",
12 IntALU,             F_ICOMP,
13 DGPR(RD), DNA,      DGPR(RS), DGPR(RT), DNA)
```

After make the `sim-fast` again, I tested the new ISA and it worked.

```
1 jht@ubuntu:~$ SIMFAST $TESTDIR/test1
2 ...
3 sim: ** starting *fast* functional simulation **
4 addOK(0x1, 0xffffffff)=1 Pass!
5 addOK(0x80000000, 0x80000000)=0 Pass!
6 ...
```

5.2 bitCount

Again, as mentioned in the lab manual, the format of `bitCount` instruction is the same as `xori`. So `bitCount` is an instruction taking immediate as its operand. But in the manual, the example of the instruction is offered in the format of a function like `bitCount(0x5,1)`, therefore I have to infer which "parameter" is immediate and which is stored in register. So I again turn to the output of `objdump` for `test2`, and examine the fragment of `bitCount` instruction.

```
1  ...
2  400358: 62 00 00 00      0x00000062:02030001
3  40035c: 01 00 03 02
4  ...
5  400378: 62 00 00 00      0x00000062:02030000
6  40037c: 00 00 03 02
7  ...
```

MIPS uses the last 16bits as immediate, therefore the 0-1 number is the immediate and the number to be counted is stored in register.

Similarly to the implementation of `xori`, `UIMM` takes the value of the immediate. And I used my implementation of bitwise operation in data-lab to implement this instruction.

```
1  // part of file: machine.def
2  #define BITCOUNT_IMPL          \
3  {                                \
4      int x = GPR(RS);            \
5      int sum = 0;                 \
6      int mask = (1 << 8) + 1;     \
7      mask = (mask << 16) + mask;  \
8      sum = x & mask;              \
9      sum = sum + ((x >> 1) & mask);\
10     sum = sum + ((x >> 2) & mask);\
11     sum = sum + ((x >> 3) & mask);\
12     sum = sum + ((x >> 4) & mask);\
13     sum = sum + ((x >> 5) & mask);\
14     sum = sum + ((x >> 6) & mask);\
15     sum = sum + ((x >> 7) & mask);\
16     sum = sum + (sum >> 16);      \
17     sum = sum + (sum >> 8);        \
18     int ones = sum & 0xff;        \
19     if (UIMM == 1){              \
20         SET_GPR(RT, ones);        \
21     }else{                        \
22         SET_GPR(RT, 32 - ones);    \
23     }                             \
24 }
25 DEFINST(BITCOUNT, 0x62,
26     "xori", "t,s,u",
27     IntALU, F_ICOMP|F_IMM,
28     DGPR(RT), DNA, DGPR(RS), DNA, DNA)
```

Testing results.

```
1 | jht@ubuntu:~$ SIMFAST $TESTDIR/test2
2 | ...
3 | sim: ** starting *fast* functional simulation **
4 | bitCount(0x5, 1)=2 Pass!
5 | bitCount(0x7, 1)=3 Pass!
6 | bitCount(0x7, 0)=29 Pass!
7 | ...
```