

## Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

## **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# Programmable System-on-Chip (PSo

## **General Description**

PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm® Cortex™-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4000 product family is the smallest member of the PSoC 4 platform architecture. It is a combination of a microcontroller with standard communication and timing peripherals, a capacitive touch-sensing system (CapSense) with best-in-class performance, and general-purpose analog. PSoC 4000 products will be fully upward compatible with members of the PSoC 4 platform for new applications and design needs.

### **Features**

### 32-bit MCU Subsystem

- 16-MHz Arm Cortex-M0 CPU
- Up to 16 KB of flash with Read Accelerator
- Up to 2 KB of SRAM

## **Programmable Analog**

- Two current DACs (IDACs) for general-purpose or capacitive sensing applications
- One low-power comparator with internal reference
- Limited ADC function provided by capacitance sensing block

### Low Power 1.71-V to 5.5-V operation

■ Deep Sleep mode with wake-up on interrupt and I<sup>2</sup>C address detect

### **Capacitive Sensing**

- Cypress CapSense Sigma-Delta (CSD) provides best-in-class signal-to-noise ratio (SNR) and water tolerance
- Cypress-supplied software component makes capacitive sensing design easy
- Automatic hardware tuning (SmartSense™) over a sensor range of 5 pF to 45 pF

### **Serial Communication**

■ Multi-master I<sup>2</sup>C block with the ability to do address matching during Deep Sleep and generate a wake-up on match

## **Timing and Pulse-Width Modulation**

- One 16-bit timer/counter/pulse-width modulator (TCPWM) block
- Center-aligned, Edge, and Pseudo-Random modes
- Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications

### Up to 20 Programmable GPIO Pins

- 28-pin SSOP, 24-pin QFN, 16-pin SOIC, 16-pin QFN, 16 ball WLCSP, and 8-pin SOIC packages
- GPIO pins on Ports 0, 1, and 2 can be CapSense or have other functions
- Drive modes, strengths, and slew rates are programmable

## **PSoC Creator Design Environment**

- Integrated Development Environment (IDE) provides schematic design entry and build (with analog and digital automatic routing)
- Applications Programming Interface (API) component for all fixed-function and programmable peripherals

### Industry-Standard Tool Compatibility

■ After schematic entry, development can be done with Arm-based industry-standard development tools

**Cypress Semiconductor Corporation** 198 Champion Court San Jose, CA 95134-1709 408-943-2600 Document Number: 001-89638 Rev. \*K Revised March 15, 2021



### **More Information**

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
  - □ AN79953: Getting Started With PSoC 4
  - □ AN88619: PSoC 4 Hardware Design Considerations
  - □ AN86439: Using PSoC 4 GPIO Pins
  - □ AN57821: Mixed Signal Circuit Board Layout
  - □ AN81623: Digital Design Best Practices

- □ AN73854: Introduction To Bootloaders
- □ AN89610: Arm Cortex Code Optimization
- Technical Reference Manual (TRM) is in two documents:
  - $\ensuremath{\square}$  Architecture TRM details each PSoC 4 functional block.
  - □ Registers TRM describes each of the PSoC 4 registers.
- Development Kits:
  - □ CY8CKIT-040, PSoC 4000 Pioneer Kit, is an easy-to-use and inexpensive development platform with debugging capability. This kit includes connectors for Arduino™ compatible shields and Digilent® Pmod™ daughter cards.
  - □ The MiniProg3 device provides an interface for flash programming and debug.

### **PSoC Creator**

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets

Figure 1. Example Project in PSoC Creator

Document Number: 001-89638 Rev. \*K Page 2 of 36



## **Contents**

Functional Definition	. 5
CPU and Memory Subsystem	. 5
System Resources	5
Analog Blocks	6
Fixed Function Digital	6
GPIO	6
Special Function Peripherals	6
Pinouts	. 7
Power	12
Unregulated External Supply	12
Regulated External Supply	12
Development Support	
Documentation	13
Online	13
Tools	13
Electrical Specifications	14
Absolute Maximum Ratings	14
Device Level Specifications	14
Analog Peripherals	17

Digital Peripherals	20
Memory	21
System Resources	
Ordering Information	24
Part Numbering Conventions	24
Packaging	26
Package Outline Drawings	27
Acronyms	32
Document Conventions	
Units of Measure	34
Revision History	35
Sales, Solutions, and Legal Information	36
Worldwide Sales and Design Support	36
Products	36
PSoC® Solutions	36
Cypress Developer Community	36
Technical Support	36






Figure 2. Block Diagram

PSoC 4000 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The Arm Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4000 devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4000 family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can only be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4000, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4000 allows the customer to make.

Document Number: 001-89638 Rev. \*K Page 4 of 36



### **Functional Definition**

### **CPU and Memory Subsystem**

### **CPU**

The Cortex-M0 CPU in the PSoC 4000 is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. This enables fully compatible, binary, upward migration of the code to higher performance processors, such as the Cortex-M3 and M4. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from the Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode. The CPU subsystem also includes a 24-bit timer called SYSTICK, which can generate an interrupt.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a 2-wire form of JTAG. The debug configuration used for PSoC 4000 has four breakpoint (address) comparators and two watchpoint (data) comparators.

### Flash

The PSoC 4000 device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver zero wait-state (WS) access time at 16 MHz.

### **SRAM**

Two KB of SRAM are provided with zero wait-state access at 16 MHz.

### **SROM**

A supervisory ROM that contains boot and configuration routines is provided.

## **System Resources**

### Power System

The power system is described in detail in the section on Power on page 12. It provides an assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). The PSoC 4000 operates with a single external supply over the range of either 1.8 V ±5% (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. The PSoC 4000 provides Active, Sleep, and Deep Sleep low-power modes.


All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes  $35~\mu S$ .

### Clock System

The PSoC 4000 clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC 4000 consists of the internal main oscillator (IMO) and the internal low-frequency oscillator (ILO) and provision for an external clock.

Figure 3. PSoC 4000 MCU Clocking Architecture



The  $F_{CPU}$  signal can be divided down to generate synchronous clocks for the analog and digital peripherals. There are four clock dividers for the PSoC 4000, each with 16-bit divide capability The 16-bit capability allows flexible generation of fine-grained frequency values and is fully supported in PSoC Creator.

### IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4000. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz. It can be adjusted to 24 or 32 MHz. The IMO tolerance with Cypress-provided calibration settings is ±2% (24 and 32 MHz).

### ILO Clock Source

The ILO is a very low power, 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy.

### Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable.

### Reset

The PSoC 4000 can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset on the 24-pin package. An internal POR is provided on the 16-pin and 8-pin packages. The XRES pin has an internal pull-up resistor that is always enabled. Reset is Active Low

### Voltage Reference

The PSoC 4000 reference system generates all internally required references. A 1.2-V voltage reference is provided for the comparator. The IDACs are based on a  $\pm 5\%$  reference.



### Analog Blocks

### Low-power Comparators

The PSoC 4000 has a low-power comparator, which uses the built-in voltage reference. Any one of up to 16 pins can be used as a comparator input and the output of the comparator can be brought out to a pin. The selected comparator input is connected to the minus input of the comparator with the plus input always connected to the 1.2-V voltage reference. This comparator is also used for CapSense purposes and is not available during CapSense operation.

### Current DACs

The PSoC 4000 has two IDACs, which can drive any of up to 16 pins on the chip and have programmable current ranges.

### Analog Multiplexed Buses

The PSoC 4000 has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on Ports 0, 1, and 2.

### Fixed Function Digital

### Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention.

### Serial Communication Block (SCB)

The PSoC 4000 has a serial communication block, which implements a multi-master I<sup>2</sup>C interface.

I<sup>2</sup>C Mode: The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of the PSoC 4000 and effectively reduces I<sup>2</sup>C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I<sup>2</sup>C peripheral is compatible with the I<sup>2</sup>C Standard-mode and Fast-mode devices as defined in the NXP I<sup>2</sup>C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/O is implemented with GPIO in open-drain modes.

The PSoC 4000 is not completely compliant with the I<sup>2</sup>C spec in the following respect:

- GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I<sup>2</sup>C system.
- Fast-mode minimum fall time is not met in Fast Strong mode; Slow Strong mode can help meet this spec depending on the Bus Load.

### **GPIO**

The PSoC 4000 has up to 20 GPIOs. The GPIO block implements the following:

- Eight drive modes:
  - ☐ Analog input mode (input and output buffers disabled)
  - □ Input only
  - □ Weak pull-up with strong pull-down
- ☐ Strong pull-up with weak pull-down
- □ Open drain with strong pull-down
- □ Open drain with strong pull-up
- □ Strong pull-up with strong pull-down
- □ Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve FMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (4 for PSoC 4000).

The 28-pin and 24-pin packages have 20 GPIOs. The 16-pin SOIC has 13 GPIOs. The 16-pin QFN and the 16-ball WLCSP have 12 GPIOs. The 8-pin SOIC has 5 GPIOs.

### **Special Function Peripherals**

### CapSense

CapSense is supported in the PSoC 4000 through a CSD block that can be connected to up to 16 pins through an analog mux bus via an analog switch (pins on Port 3 are not available for CapSense purposes). CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another mux bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

The CapSense block can also be re-purposed to implement a limited ADC function, which is only available when not using the block for capacitive sensing.



## **Pinouts**

All port pins support GPIO. Ports 0, 1, and 2 support CSD CapSense and analog multiplexed bus connections. TCPWM functions and Alternate Functions are multiplexed with port pins as follows for the five PSoC 4000 packages.

Table 1. Pin Descriptions

	28-Pin SSOP		24-Pin QFN		16-Pin QFN		16-Pin SOIC		8-Pin SOIC		
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	TCPWM Signals	Alternate Functions
20	VSS										
21	P0.0/TRIN0	1	P0.0/TRIN0							TRIN0: Trigger Input 0	
22	P0.1/TRIN1/CMPO _0	2	P0.1/TRIN1/CMPO _0	1	P0.1/TRIN1/CMPO _0	3	P0.1/TRIN1/CMPO _0			TRIN1: Trigger Input 1	CMPO_0: Sense Comp Out
23	P0.2/TRIN2	3	P0.2/TRIN2	2	P0.2/TRIN2	4	P0.2/TRIN2			TRIN2: Trigger Input 2	
24	P0.3/TRIN3	4	P0.3/TRIN3							TRIN3: Trigger Input 3	
25	P0.4/TRIN4/CMPO _0/EXT_CLK	5	P0.4/TRIN4/CMPO _0/EXT_CLK	3	P0.4/TRIN4/CMPO _0/EXT_CLK	5	P0.4/TRIN4/CMPO _0/EXT_CLK	2	P0.4/TRIN4/CMPO _0/EXT_CLK	TRIN4: Trigger Input 4	CMPO_0: Sense Comp Out, External Clock, CMOD Cap
26	VCCD	6	VCCD	4	VCCD	6	VCCD	3	VCCD		
27	VDD	7	VDD	6	VDD	7	VDD	4	VDD		
28	VSS	8	VSS	7	VSS	8	VSS	5	VSS		
1	P0.5	9	P0.5	5	VDDIO	9	P0.5				
2	P0.6	10	P0.6	8	P0.6	10	P0.6				
3	P0.7	11	P0.7								
4	P1.0	12	P1.0								
5	P1.1/OUT0	13	P1.1/OUT0	9	P1.1/OUT0	11	P1.1/OUT0	6	P1.1/OUT0	OUT0: PWM OUT 0	
6	P1.2/SCL	14	P1.2/SCL	10	P1.2/SCL	12	P1.2/SCL				I2C Clock
7	P1.3/SDA	15	P1.3/SDA	11	P1.3/SDA	13	P1.3/SDA				I2C Data
8	P1.4/UND0	16	P1.4/UND0							UND0: Underflow Out	
9	P1.5/OVF0	17	P1.5/OVF0							OVF0: Overflow Out	
10	P1.6/OVF0/UND0/n OUT0 /CMPO_0	18	P1.6/OVF0/UND0/n OUT0 /CMPO_0	12	P1.6/OVF0/UND0/n OUT0/CMPO_0	14	P1.6/OVF0/UND0/n OUT0/CMPO_0	7	P1.6/OVF0/UND0/n OUT0/CMPO_0	nOUT0: Complement of OUT0, UND0, OVF0 as above	CMPO_0: Sense Comp Out, Internal Reset function <sup>[1]</sup>

### Note

Document Number: 001-89638 Rev. \*K Page 7 of 36

<sup>1.</sup> Must not have load to ground during POR (should be an output).



### Table 1. Pin Descriptions (continued)

	28-Pin SSOP		24-Pin QFN		16-Pin QFN		16-Pin SOIC		8-Pin SOIC		
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	TCPWM Signals	Alternate Functions
11	VSS										
12	No Connect (NC)[2]										
13	P1.7/MATCH/EXT_ CLK	19	P1.7/MATCH/EXT_ CLK	13	P1.7/MATCH/EXT_ CLK	15	P1.7/MATCH/EXT_ CLK			MATCH: Match Out	External Clock
14	P2.0	20	P2.0			16	P2.0				
15	VSS										
16	P3.0/SDA/SWD_IO	21	P3.0/SDA/SWD_IO	14	P3.0/SDA/SWD_IO	1	P3.0/SDA/SWD_IO	8	P3.0/SDA/SWD_IO		I2C Data, SWD I/O
17	P3.1/SCL/SWD_CL K	22	P3.1/SCL/SWD_CL K	15	P3.1/SCL/SWD_CL K	2	P3.1/SCL/SWD_CL K	1	P3.1/SCL/SWD_CL K		I2C Clock, SWD Clock
18	P3.2	23	P3.2	16	P3.2					OUT0:PWM OUT 0	
19	XRES	24	XRES								XRES: External Reset

### Descriptions of the Pin functions are as follows:

**VDD**: Power supply for both analog and digital sections.

VDDIO: Where available, this pin provides a separate voltage domain (see the Power section for details).

VSS: Ground pin.

VCCD: Regulated digital supply (1.8 V ±5%).

Pins belonging to Ports 0, 1, and 2 can all be used as CSD sense or shield pins connected to AMUXBUS A or B. They can also be used as GPIO pins that can be driven by the firmware, in addition to their alternate functions listed in the Table 1.

Pins on Port 3 can be used as GPIO, in addition to their alternate functions listed above.

The following packages are provided: 28-pin SSOP, 24-pin QFN, 16-pin QFN, 16-pin SOIC, and 8-pin SOIC.

### Note

2. This pin is not to be used; it must be left floating.

Figure 4. 28-Pin SSOP Pinout




Figure 5. 24-pin QFN Pinout




Figure 6. 16-Pin QFN Pinout






Figure 7. 16-Pin SOIC Pinout




Figure 8. 8-Pin SOIC Pinout






Table 2. 16-ball WLCSP Pin Descriptions and Diagram

Pin	Name	TCPWM Signal	Alternate Functions	Pin Diagram
B4	P3.2	OUT0:PWMOUT0	-	Bottom View
C3	P0.2/TRIN2	TRIN2:Trigger Input 2	_	4 3 2 1
C4	P0.4/TRIN4/CMPO_0/ EXT_CLK	TRIN4:Trigger Input 4	CMPO_0: Sense Comp Out, Ext. Clock, CMOD Cap	A
D4	VCCD	_	-	
D3	VDD	_	-	
D2	VSS	-	_	
C2	VDDIO	-	_	
D1	P0.6	-	_	
C1	P1.1/OUT0	OUT0:PWMOUT0	_	Top View
B1	P1.2/SCL	-	I <sup>2</sup> C Clock	Top view
A1	P1.3/SDA	-	I <sup>2</sup> C Data	1 2 3 4
A2	P1.6/OVF0/UND0/nO UT0/CMPO_0	nOUT0:Complement of OUT0, UND0, OVF0	CMPO_0: Sense Comp Out, Internal Reset function <sup>[3]</sup>	A PIN 1 DOT
B2	P1.7/MATCH/ EXT_CLK	MATCH: Match Out	External Clock	C C
A3	P2.0	_	_	
В3	P3.0/SDA/SWD_IO	_	I <sup>2</sup> C Data, SWD I/O	D
A4	P3.1/SCL/SWD_CLK	_	I <sup>2</sup> C Clock, SWD Clock	

Note
3. Must not have load to ground during POR (should be an output).



### **Power**

The following power system diagrams (Figure 9 and Figure 10) show the set of power supply pins as implemented for the PSoC 4000. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the  $V_{DD}$  input. There is a separate regulator for the Deep Sleep mode. The supply voltage range is either 1.8 V  $\pm 5\%$  (externally regulated) or 1.8 V to 5.5 V (unregulated externally; regulated internally) with all functions and circuits operating over that range.

The  $V_{DDIO}$  pin, available in the 16-pin QFN package, provides a separate voltage domain for the following pins: P3.0, P3.1, and P3.2. P3.0 and P3.1 can be  $I^2C$  pins and the chip can thus communicate with an  $I^2C$  system, running at a different voltage (where  $V_{DDIO} \leq V_{DD}$ ). For example,  $V_{DD}$  can be 3.3 V and  $V_{DDIO}$  can be 1.8 V.

The PSoC 4000 family allows two distinct modes of power supply operation: Unregulated External Supply and Regulated External Supply.

### **Unregulated External Supply**


In this mode, the PSoC 4000 is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4000 supplies the internal logic and the  $V_{CCD}$  output of the PSoC 4000 must be bypassed to ground via an external capacitor (0.1  $\mu F;\ X5R$  ceramic or better). The bypass capacitor should be located as close as possible to the VCCD pin.

Bypass capacitors must be used from  $V_{DD}$  to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- $\mu$ F range, in parallel with a smaller capacitor (0.1  $\mu$ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme follows ( $V_{DDIO}$  is available on the 16-QFN package).

Figure 9. 16-pin QFN Bypass Scheme Example - Unregulated External Supply

Power supply connections when  $1.8 \le V_{DD} \le 5.5 \text{ V}$ 




### **Regulated External Supply**

In this mode, the PSoC 4000 is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the  $V_{DD}$  and  $V_{CCD}$  pins are shorted together and bypassed. The internal regulator should be disabled in the firmware. Note that in this mode VDD (VCCD) should never exceed 1.89 in any condition, including flash programming.

An example of a bypass scheme follows (V<sub>DDIO</sub> is available on the 16-QFN package).

Figure 10. 16-pin QFN Bypass Scheme Example - Regulated External Supply

Power supply connections when  $1.71 \leq V_{DD} \leq 1.89 \; V$ 





## **Development Support**

The PSoC 4000 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

### **Documentation**

A suite of documentation supports the PSoC 4000 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide**: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets**: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application Notes:** PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual**: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

### Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

### **Tools**

With industry standard cores, programming, and debugging interfaces, the PSoC 4000 family is part of a development tool ecosystem. Visit us at <a href="https://www.cypress.com/go/psoccreator">www.cypress.com/go/psoccreator</a> for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



## **Electrical Specifications**

### **Absolute Maximum Ratings**

Table 3. Absolute Maximum Ratings<sup>[4]</sup>

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V <sub>DD_ABS</sub>	Digital supply relative to V <sub>SS</sub>	-0.5	-	6	V	
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to V <sub>SS</sub>	-0.5	_	1.95	V	
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	_	V <sub>DD</sub> +0.5	V	
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	_	25	mA	
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for $V_{IH} > V_{DD}$ , and Min for $V_{IL} < V_{SS}$	-0.5	_	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	_	-	V	
BID45	ESD_CDM	Electrostatic discharge charged device model	500	_	_	V	
BID46	LU	Pin current for latch-up	-140	_	140	mA	

## **Device Level Specifications**

All specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

### Table 4. DC Specifications

Typical values measured at  $V_{DD}$  = 3.3 V and 25 °C.

Parameter	Description	Min	Тур	Max	Units	Details/ Conditions			
V <sub>DD</sub>	Power supply input voltage	1.8	-	5.5	V	With regulator enabled			
V <sub>DD</sub>	Power supply input voltage ( $V_{CCD} = V_{DD}$ )	1.71	-	1.89	V	Internally unregulated supply			
V <sub>DDIO</sub>	V <sub>DDIO</sub> domain supply	1.71	_	$V_{DD}$	V				
C <sub>EFC</sub>	External regulator voltage (V <sub>CCD</sub> ) bypass	_	0.1	_	μF	X5R ceramic or better			
C <sub>EXC</sub>	Power supply bypass capacitor	_	1	_	μF	X5R ceramic or better			
V <sub>DD</sub> = 1.8 to 5.5	V								
I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	_	2.0	2.85	mA				
I <sub>DD8</sub>	Execute from flash; CPU at 12 MHz	_	3.2	3.75	mA				
I <sub>DD11</sub>	Execute from flash; CPU at 16 MHz	_	4.0	4.5	mA				
V <sub>DD</sub> = 1.71 to 5.5	5 V								
I <sub>DD20</sub>	I <sup>2</sup> C wakeup, WDT on. 6 MHz	_	1.1	_	mA				
I <sub>DD20A</sub>	I <sup>2</sup> C wakeup, WDT on. 12 MHz	_	1.4	_	mA				
Deep Sleep Mode, V <sub>DD</sub> = 1.8 to 3.6 V (Regulator on)									
I <sub>DD26</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	8.2	μД				
	V <sub>DD</sub> V <sub>DD</sub> V <sub>DDIO</sub> C <sub>EFC</sub> C <sub>EXC</sub> V <sub>DD</sub> = 1.8 to 5.5  I <sub>DD5</sub> I <sub>DD8</sub> I <sub>DD11</sub> V <sub>DD</sub> = 1.71 to 5.5  I <sub>DD20</sub> I <sub>DD20A</sub> lode, V <sub>DD</sub> = 1.8 to	V <sub>DD</sub> Power supply input voltage  V <sub>DD</sub> V <sub>DDIO</sub> C <sub>EFC</sub> External regulator voltage (V <sub>CCD</sub> ) bypass  C <sub>EXC</sub> Power supply bypass capacitor  V <sub>DD</sub> = 1.8 to 5.5 V  I <sub>DDS</sub> Execute from flash; CPU at 6 MHz I <sub>DDB</sub> Execute from flash; CPU at 12 MHz I <sub>DD11</sub> Execute from flash; CPU at 16 MHz V <sub>DD</sub> = 1.71 to 5.5 V  I <sub>DD20</sub> I <sup>2</sup> C wakeup, WDT on. 6 MHz I <sub>DD20A</sub> I <sup>2</sup> C wakeup, WDT on. 12 MHz Iode, V <sub>DD</sub> = 1.8 to 3.6 V (Regulator on)	V <sub>DD</sub> Power supply input voltage 1.8  V <sub>DD</sub> Power supply input voltage (V <sub>CCD</sub> = V <sub>DD</sub> )  1.71  V <sub>DDIO</sub> V <sub>DDIO</sub> domain supply 1.71  C <sub>EFC</sub> External regulator voltage (V <sub>CCD</sub> ) - bypass  C <sub>EXC</sub> Power supply bypass capacitor -   V <sub>DD</sub> = 1.8 to 5.5 V  I <sub>DDS</sub> Execute from flash; CPU at 6 MHz - I <sub>DD11</sub> Execute from flash; CPU at 12 MHz - I <sub>DD11</sub> Execute from flash; CPU at 16 MHz - I <sub>DD11</sub> Execute from flash; CPU at 16 MHz - I <sub>DD20</sub> I <sup>2</sup> C wakeup, WDT on. 6 MHz - I <sub>DD20A</sub> I <sup>2</sup> C wakeup, WDT on. 12 MHz - I <sub>DD20A</sub> I <sup>2</sup> C wakeup, WDT on. 12 MHz - I <sub>DD20A</sub> I <sup>2</sup> C wakeup water and the supplementations of the supplementation of th	V <sub>DD</sub> Power supply input voltage 1.8 –  V <sub>DD</sub> Power supply input voltage (V <sub>CCD</sub> = 1.71 –  V <sub>DD</sub> V <sub>DD</sub> 1.71 –  C <sub>EFC</sub> External regulator voltage (V <sub>CCD</sub> ) – 0.1  C <sub>EXC</sub> Power supply bypass capacitor – 1  V <sub>DD</sub> = 1.8 to 5.5 V  I <sub>DDS</sub> Execute from flash; CPU at 6 MHz – 2.0  I <sub>DD8</sub> Execute from flash; CPU at 12 MHz – 3.2  I <sub>DD11</sub> Execute from flash; CPU at 16 MHz – 4.0  V <sub>DD</sub> = 1.71 to 5.5 V  I <sub>DD20</sub> I <sup>2</sup> C wakeup, WDT on. 6 MHz – 1.1  I <sub>DD20A</sub> I <sup>2</sup> C wakeup, WDT on. 12 MHz – 1.4  Iode, V <sub>DD</sub> = 1.8 to 3.6 V (Regulator on)	V <sub>DD</sub> Power supply input voltage         1.8         -         5.5           V <sub>DD</sub> Power supply input voltage (V <sub>CCD</sub> = V <sub>DD</sub> )         1.71         -         1.89           V <sub>DDIO</sub> V <sub>DDIO</sub> domain supply         1.71         -         V <sub>DD</sub> C <sub>EFC</sub> External regulator voltage (V <sub>CCD</sub> ) bypass         -         0.1         -           C <sub>EXC</sub> Power supply bypass capacitor         -         1         -           V <sub>DD</sub> = 1.8 to 5.5 V           I <sub>DD5</sub> Execute from flash; CPU at 6 MHz         -         2.0         2.85           I <sub>DD8</sub> Execute from flash; CPU at 12 MHz         -         3.2         3.75           I <sub>DD11</sub> Execute from flash; CPU at 16 MHz         -         4.0         4.5           V <sub>DD</sub> = 1.71 to 5.5 V           I <sub>DD20</sub> I <sup>2</sup> C wakeup, WDT on. 6 MHz         -         1.1         -           I <sub>DD20A</sub> I <sup>2</sup> C wakeup, WDT on. 12 MHz         -         1.4         -           Iode, V <sub>DD</sub> = 1.8 to 3.6 V (Regulator on)	V <sub>DD</sub> Power supply input voltage         1.8         -         5.5         V           V <sub>DD</sub> Power supply input voltage (V <sub>CCD</sub> = V <sub>DD</sub> )         1.71         -         1.89         V           V <sub>DDIO</sub> V <sub>DDIO</sub> domain supply         1.71         -         V <sub>DD</sub> V           C <sub>EFC</sub> External regulator voltage (V <sub>CCD</sub> ) bypass         -         0.1         -         μF           C <sub>EXC</sub> Power supply bypass capacitor -         1         -         μF           V <sub>DD</sub> = 1.8 to 5.5 V         I <sub>DD5</sub> Execute from flash; CPU at 6 MHz -         -         2.0         2.85         mA           I <sub>DD8</sub> Execute from flash; CPU at 12 MHz -         -         3.2         3.75         mA           I <sub>DD11</sub> Execute from flash; CPU at 16 MHz -         -         4.0         4.5         mA           V <sub>DD</sub> = 1.71 to 5.5 V         I <sub>DD20</sub> I <sup>2</sup> C wakeup, WDT on. 6 MHz -         -         1.1         -         mA           I <sub>DD20A</sub> I <sup>2</sup> C wakeup, WDT on. 12 MHz -         -         1.4         -         mA           I <sub>DD20A</sub> I <sup>2</sup> C wakeup, WDT on. 12 MHz -         -         1.4         -         mA			

### Note

Document Number: 001-89638 Rev. \*K Page 14 of 36

<sup>4.</sup> Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



## Table 4. DC Specifications (continued)

Typical values measured at  $V_{DD}$  = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions		
Deep Sleep Mode, V <sub>DD</sub> = 3.6 to 5.5 V (Regulator on)									
SID34	I <sub>DD29</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	12	μА			
Deep Sleep M	ode, V <sub>DD</sub> = V <sub>CCI</sub>	= 1.71 to 1.89 V (Regulator bypassed)	)						
SID37	I <sub>DD32</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	9.2	μ <b>A</b>			
XRES Current									
SID307	I <sub>DD_XR</sub>	Supply current while XRES asserted	_	2	5	mA			

## Table 5. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID48	F <sub>CPU</sub>	CPU frequency	DC	-	16	MHz	$1.71 \leq V_{DD} \leq 5.5$
SID49 <sup>[5]</sup>	T <sub>SLEEP</sub>	Wakeup from Sleep mode	_	0	_	μs	
SID50 <sup>[5]</sup>	T <sub>DEEPSLEEP</sub>	Wakeup from Deep Sleep mode	-	35	_	μs	

*GPIO* 

## Table 6. GPIO DC Specifications (referenced to $V_{DDIO}$ for 16-Pin QFN $V_{DDIO}$ pins)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID57	V <sub>IH</sub> <sup>[6]</sup>	Input voltage high threshold	$0.7 \times V_{DD}$	_	_	V	CMOS Input
SID58	V <sub>IL</sub>	Input voltage low threshold	-	-	$0.3 \times V_{DD}$	V	CMOS Input
SID241	V <sub>IH</sub> <sup>[6]</sup>	LVTTL input, V <sub>DD</sub> < 2.7 V	0.7× V <sub>DD</sub>	_	_	V	
SID242	V <sub>IL</sub>	LVTTL input, V <sub>DD</sub> < 2.7 V	_	_	$0.3 \times V_{DD}$	V	
SID243	V <sub>IH</sub> <sup>[6]</sup>	LVTTL input, $V_{DD} \ge 2.7 \text{ V}$	2.0	_	_	V	
SID244	V <sub>IL</sub>	LVTTL input, $V_{DD} \ge 2.7 \text{ V}$	_	_	0.8	V	
SID59	V <sub>OH</sub>	Output voltage high level	V <sub>DD</sub> -0.6	-	_	V	I <sub>OH</sub> = 4 mA at 3 V V <sub>DD</sub>
SID60	V <sub>OH</sub>	Output voltage high level	V <sub>DD</sub> -0.5	_	-	V	I <sub>OH</sub> = 1 mA at 1.8 V V <sub>DD</sub>
SID61	V <sub>OL</sub>	Output voltage low level	-	-	0.6	٧	I <sub>OL</sub> = 4 mA at 1.8 V V <sub>DD</sub>
SID62	V <sub>OL</sub>	Output voltage low level	-	-	0.6	٧	I <sub>OL</sub> = 10 mA at 3 V V <sub>DD</sub>
SID62A	V <sub>OL</sub>	Output voltage low level	-	-	0.4	٧	I <sub>OL</sub> = 3 mAat 3 V V <sub>DD</sub>
SID63	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID64	R <sub>PULLDOWN</sub>	Pull-down resistor	3.5	5.6	8.5	kΩ	
SID65	I <sub>IL</sub>	Input leakage current (absolute value)	_	_	2	nA	25 °C, V <sub>DD</sub> = 3.0 V
SID66	C <sub>IN</sub>	Input capacitance	_	3	7	pF	

- 5. Guaranteed by characterization.
  6. V<sub>IH</sub> must not exceed V<sub>DD</sub> + 0.2 V.

Document Number: 001-89638 Rev. \*K Page 15 of 36

Page 16 of 36



Table 6. GPIO DC Specifications (referenced to  $V_{DDIO}$  for 16-Pin QFN  $V_{DDIO}$  pins) (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID67 <sup>[7]</sup>	V <sub>HYSTTL</sub>	Input hysteresis LVTTL	15	40	_	mV	$V_{DD} \ge 2.7 \text{ V}$
SID68 <sup>[7]</sup>	V <sub>HYSCMOS</sub>	Input hysteresis CMOS	0.05 × V <sub>DD</sub>	-	-	mV	V <sub>DD</sub> < 4.5 V
SID68A <sup>[7]</sup>	V <sub>HYSCMOS5V5</sub>	Input hysteresis CMOS	200	_	ı	mV	V <sub>DD</sub> > 4.5 V
SID69 <sup>[7]</sup>	I <sub>DIODE</sub>	Current through protection diode to $V_{DD}/V_{SS}$	_	-	100	μ <b>Α</b>	
SID69A <sup>[7]</sup>	I <sub>TOT_GPIO</sub>	Maximum total source or sink chip current	_	_	85	mA	

## Table 7. GPIO AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID70	T <sub>RISEF</sub>	Rise time in fast strong mode	2	_	12	ns	3.3 V V <sub>DD</sub> , Cload = 25 pF
SID71	T <sub>FALLF</sub>	Fall time in fast strong mode	2	_	12	ns	3.3 V V <sub>DD</sub> , Cload = 25 pF
SID72	T <sub>RISES</sub>	Rise time in slow strong mode	10	-	60	-	3.3 V V <sub>DD</sub> , Cload = 25 pF
SID73	T <sub>FALLS</sub>	Fall time in slow strong mode	10	-	60	-	3.3 V V <sub>DD</sub> , Cload = 25 pF
SID74	F <sub>GPIOUT1</sub>	GPIO $F_{OUT}$ ; 3.3 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V. Fast strong mode.	-	_	16	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID75	F <sub>GPIOUT2</sub>	GPIO F <sub>OUT</sub> ; 1.71 V≤ V <sub>DD</sub> ≤ 3.3 V. Fast strong mode.	-	_	16	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID76	F <sub>GPIOUT3</sub>	GPIO $F_{OUT}$ ; 3.3 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V. Slow strong mode.	-	-	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID245	F <sub>GPIOUT4</sub>	GPIO $F_{OUT}$ ; 1.71 $V \le V_{DD} \le 3.3 V$ . Slow strong mode.	-	_	3.5	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID246	F <sub>GPIOIN</sub>	GPIO input operating frequency; 1.71 V ≤ V <sub>DD</sub> ≤ 5.5 V	-	_	16	MHz	90/10% V <sub>IO</sub>

Note
7. Guaranteed by characterization.



### XRES

## Table 8. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID77	V <sub>IH</sub>	Input voltage high threshold	0.7 × V <sub>DD</sub>	-	-	V	CMOS Input
SID78	V <sub>IL</sub>	Input voltage low threshold	-	_	0.3 × V <sub>DD</sub>	V	CMOS Input
SID79	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID80	C <sub>IN</sub>	Input capacitance	_	3	7	pF	
SID81 <sup>[8]</sup>	V <sub>HYSXRES</sub>	Input voltage hysteresis	_	0.05* V <sub>DD</sub>	_	mV	Typical hysteresis is 200 mV for V <sub>DD</sub> > 4.5V

## Table 9. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83 <sup>[8]</sup>	T <sub>RESETWIDTH</sub>	Reset pulse width	5	_	_	μs	
BID#194 <sup>[8]</sup>	T <sub>RESETWAKE</sub>	Wake-up time from reset release	_	_	3	ms	

## **Analog Peripherals**

Comparator

## Table 10. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID330 <sup>[8]</sup>	I <sub>CMP1</sub>	Block current, High Bandwidth mode	-	1	110	μA	
SID331 <sup>[8]</sup>	I <sub>CMP2</sub>	Block current, Low Power mode	_	ı	85	μΑ	
SID332 <sup>[8]</sup>	V <sub>OFFSET1</sub>	Offset voltage, High Bandwidth mode	_	10	30	mV	
SID333 <sup>[8]</sup>	V <sub>OFFSET2</sub>	Offset voltage, Low Power mode	_	10	30	mV	
SID334 <sup>[8]</sup>	Z <sub>CMP</sub>	DC input impedance of comparator	35	1	-	МΩ	
SID338 <sup>[8]</sup>	VINP_COMP	Comparator input range	0	ı	3.6	V	Max input voltage is lower of 3.6 V or V <sub>DD</sub>
SID339	VREF_COMP	Comparator internal voltage reference	1.188	1.2	1.212	V	

**Note**8. Guaranteed by characterization.



Table 11. Comparator AC Specifications (Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID336 <sup>[8]</sup>		Response Time High Bandwidth mode, 50-mV overdrive	-	1	90	ns	
SID337 <sup>[8]</sup>	T <sub>COMP2</sub>	Response Time Low Power mode, 50-mV overdrive	_	-	110	ns	

## CSD

## Table 12. CSD and IDAC Block Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
CSD and IDA	Specifications						
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	_	_	±50	mV	VDD > 2V (with ripple), 25 °C T <sub>A</sub> , Sensitivity = 0.1 pF
SYS.PER#16	VDD_RIPPLE_1.8	Max allowed ripple on power supply, DC to 10 MHz	_	_	±25	mV	VDD > 1.75V (with ripple), 25 C $T_A$ , Parasitic Capacitance ( $C_P$ ) < 20 pF, Sensitivity ≥ 0.4 pF
SID.CSD#15	VREFHI	Reference Buffer Output	1.1	1.2	1.3	V	
SID.CSD#16	IDAC1IDD	IDAC1 (8-bits) block current	-	-	1125	μΑ	
SID.CSD#17	IDAC2IDD	IDAC2 (7-bits) block current	-	-	1125	μA	
SID308	V <sub>CSD</sub>	Voltage range of operation	1.71	-	5.5	V	1.8 V ±5% or 1.8 V to 5.5 V
SID308A	VCOMPIDAC	Voltage compliance range of IDAC	0.8	-	V <sub>DD</sub> -0.8	V	
SID309	IDAC1 <sub>DNL</sub>	DNL for 8-bit resolution	-1	-	1	LSB	
SID310	IDAC1 <sub>INL</sub>	INL for 8-bit resolution	-3	-	3	LSB	
SID311	IDAC2 <sub>DNL</sub>	DNL for 7-bit resolution	-1	-	1	LSB	
SID312	IDAC2 <sub>INL</sub>	INL for 7-bit resolution	-3	-	3	LSB	
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	_	_	Ratio	Capacitance range of 9 to 35 pF, 0.1 pF sensitivity
SID314	IDAC1 <sub>CRT1</sub>	Output current of IDAC1 (8 bits) in high range	I	612	_	μΑ	
SID314A	IDAC1 <sub>CRT2</sub>	Output current of IDAC1(8 bits) in low range	I	306	_	μΑ	
SID315	IDAC2 <sub>CRT1</sub>	Output current of IDAC2 (7 bits) in high range	ı	304.8	_	μΑ	
SID315A	IDAC2 <sub>CRT2</sub>	Output current of IDAC2 (7 bits) in low range	-	152.4	_	μΑ	
SID320	IDAC <sub>OFFSET</sub>	All zeroes input	_	-	±1	LSB	
SID321	IDAC <sub>GAIN</sub>	Full-scale error less offset	-	-	±10	%	
SID322	IDAC <sub>MISMATCH</sub>	Mismatch between IDACs	-	-	7	LSB	
SID323	IDAC <sub>SET8</sub>	Settling time to 0.5 LSB for 8-bit IDAC	-	_	10	μs	Full-scale transition. No external load.
SID324	IDAC <sub>SET7</sub>	Settling time to 0.5 LSB for 7-bit IDAC	-	_	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	ı	2.2	_	nF	5-V rating, X7R or NP0 cap.

Document Number: 001-89638 Rev. \*K Page 18 of 36



### CSD ADC

All characterization is done with a 0.1% tolerance 1-M $\Omega$  input resistor (R\_in), 0.1% tolerance 220-K $\Omega$  bleed resistor (R\_bleed), and 2.2-nF C\_mod capacitor. Refer to this page for more details on the circuit.

Table 13. CSD ADC DC Specifications

Symbol	Description	escription Conditions				Units
ADC <sub>Res</sub>	ADC resolution		1	_	-	mV
ADC <sub>MONO</sub>	ADC Monotonicity	Across PVT	_	_	-	Yes
ADC <sub>Error</sub>	ADC gain error	For 0 to 5-V range, 0.1% accurate Rin /	_	_	1	%
ADC <sub>Offset</sub>	ADC offset error	Rbleed,1% accurate Internal Vref and Temp range of 0 to 70 °C	_	_	50	mV
ADC <sub>INMAX</sub>	ADC input voltage range		0	-	5 / V <sub>DDIO</sub> <sup>[9]</sup>	V

**Note:** Inputs applied directly to a pin must not exceed V<sub>DDIO</sub>, but voltages applied to an input resistor can exceed V<sub>DDIO</sub>.

Table 14. CSD ADC AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
ADC <sub>INL</sub>	ADC integral non-linearity	0 to 5-V input and 0 to 70 °C	_	_	18	mV
ADC <sub>DNL</sub>	ADC differential non-linearity	0 to 5-V input and 0 to 70 °C	_	_	12	mV
ADC <sub>Samp</sub>	ADC Sample rate	-	_	_	58	sps

### Note

Document Number: 001-89638 Rev. \*K Page 19 of 36

<sup>9.</sup> Inputs applied directly to a pin must not exceed  $V_{DDIO}$ , but voltages applied to an input resistor can exceed  $V_{DDIO}$ .



## **Digital Peripherals**

Timer Counter Pulse-Width Modulator (TCPWM)

### **Table 15. TCPWM Specifications**

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	_	-	45	μ <b>Α</b>	All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 8 MHz	_	_	145	μ <b>А</b>	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 16 MHz	_	-	160	μ <b>Α</b>	All modes (TCPWM)
SID.TCPWM.3	TCPWM <sub>FREQ</sub>	Operating frequency	_	_	Fc	MHz	Fc max = CLK_SYS. Maximum = 16 MHz
SID.TCPWM.4	TPWM <sub>ENEXT</sub>	Input trigger pulse width	2/Fc	1	-	ns	For all trigger events <sup>[10]</sup>
SID.TCPWM.5	TPWM <sub>EXT</sub>	Output trigger pulse widths	2/Fc	-	-	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC <sub>RES</sub>	Resolution of counter	1/Fc	-	-	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM <sub>RES</sub>	PWM resolution	1/Fc	_	_	ns	Minimum pulse width of PWM Output
SID.TCPWM.5C	Q <sub>RES</sub>	Quadrature inputs resolution	1/Fc	ı	-	ns	Minimum pulse width between Quadrature phase inputs.

<sup>2</sup>C

## Table 16. Fixed I<sup>2</sup>C DC Specifications<sup>[11]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	_	_	25	μ <b>A</b>	
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	_	_	135	μА	
SID.PWR#5	ISBI2C	I <sup>2</sup> C enabled in Deep Sleep mode	_	_	2.5	μ <b>A</b>	

## Table 17. Fixed I<sup>2</sup>C AC Specifications<sup>[11]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F <sub>I2C1</sub>	Bit rate	1	_	400	Kbps	

Note
10. Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.
11. Guaranteed by characterization.



### Memory

### Table 18. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	$V_{PE}$	Erase and program voltage	1.71	_	5.5	V	

### Table 19. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T <sub>ROWWRITE</sub> <sup>[12]</sup>	Row (block) write time (erase and program)	-	_	20	ms	Row (block) = 64 bytes
SID175	T <sub>ROWERASE</sub> <sup>[12]</sup>	Row erase time	_	_	13	ms	
SID176	T <sub>ROWPROGRAM</sub> <sup>[12]</sup>	Row program time after erase	_	_	7	ms	
SID178	T <sub>BULKERASE</sub> <sup>[12]</sup>	Bulk erase time (16 KB)	-	_	15	ms	
SID180 <sup>[13]</sup>	T <sub>DEVPROG</sub> <sup>[12]</sup>	Total device program time	_	_	7.5	seconds	
SID181 <sup>[13]</sup>	F <sub>END</sub>	Flash endurance	100 K	_	_	cycles	
SID182 <sup>[13]</sup>	F <sub>RET</sub>	Flash retention. T <sub>A</sub> ≤ 55 °C, 100 K P/E cycles	20	_	-	years	
SID182A <sup>[13]</sup>		Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	_	_	years	

## **System Resources**

Power-on Reset (POR)

### Table 20. Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	1	67	V/ms	At power-up and power-down
SID185 <sup>[13]</sup>	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	-	1.5	V	
SID186 <sup>[13]</sup>	V <sub>FALLIPOR</sub>	Falling trip voltage	0.70	1	1.4	V	

## Table 21. Brown-out Detect (BOD) for V<sub>CCD</sub>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190 <sup>[13]</sup>	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.48	-	1.62	V	
SID192 <sup>[13]</sup>	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.11	_	1.5	V	

Document Number: 001-89638 Rev. \*K Page 21 of 36

Notes

12. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



### SWD Interface

## Table 22. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3~V \le V_{DD} \le 5.5~V$	_	-	14		SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	1.71 V ≤ V <sub>DD</sub> ≤ 3.3 V	_	_	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID215 <sup>[14]</sup>	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	_	_	ns	
	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	_	_	ns	
	T_SWDO_VALID		_	_	0.5*T	ns	
SID217A <sup>[14]</sup>	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_	ns	

Internal Main Oscillator

## Table 23. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I <sub>IMO1</sub>	IMO operating current at 48 MHz	-	_	250	μА	
SID219	I <sub>IMO2</sub>	IMO operating current at 24 MHz	_	_	180	μ <b>A</b>	

## Table 24. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F <sub>IMOTOL1</sub>	Frequency variation at 24 and 32 MHz (trimmed)	-	_	±2	%	$2 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ , and $-25 \text{ °C} \le \text{T}_A \le 85 \text{ °C}$
SID223A	F <sub>IMOTOLVCCD</sub>	Frequency variation at 24 and 32 MHz (trimmed)	_	_	±4	%	All other conditions
SID226	T <sub>STARTIMO</sub>	IMO startup time	_	_	7	μs	
SID228	T <sub>JITRMSIMO2</sub>	RMS jitter at 24 MHz	_	145	_	ps	

Internal Low-Speed Oscillator

## Table 25. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231 <sup>[14]</sup>	I <sub>ILO1</sub>	ILO operating current	_	0.3	1.05	μΑ	
SID233 <sup>[14]</sup>	I <sub>ILOLEAK</sub>	ILO leakage current	_	2	15	nA	

## Table 26. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234 <sup>[14]</sup>	T <sub>STARTILO1</sub>	ILO startup time	-	-	2	ms	
SID236 <sup>[14]</sup>	T <sub>ILODUTY</sub>	ILO duty cycle	40	50	60	%	
SID237	F <sub>ILOTRIM1</sub>	ILO frequency range	20	40	80	kHz	

Document Number: 001-89638 Rev. \*K Page 22 of 36

**Note** 14. Guaranteed by characterization.



## Table 27. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	'	External clock input frequency	0	-	16	MHz	
SID306 <sup>[15]</sup>	ExtClkDuty	Duty cycle; measured at V <sub>DD/2</sub>	45	_	55	%	

## Table 28. Block Specs

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID262 <sup>[15]</sup>	T <sub>CLKSWITCH</sub>	System clock source switching time	3	-	4	Periods	

**Note** 15. Guaranteed by characterization.



## **Ordering Information**


The PSoC 4000 part numbers and features are listed in the following table. All package types are available in Tape and Reel.

		Feature								F	ackage	)					
Category	MPN	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	CapSense	7-bit IDAC	8-bit IDAC	Comparators	TCPWM Blocks	12C	16 -WLCSP (1.45 x 1.56mm)	16 -WLCSP (1.47 x 1.58mm)	S-SOIC	16-SOIC	16-QFN	24-QFN	28-SSOP
	CY8C4013SXI-400	16	8	2	_	_	_	_	1	1	_	_	~	-	_	_	_
CY8C4013	CY8C4013SXI-410	16	8	2	-	1	1	1	1	1	_	_	>	ı	ı	ı	_
,¥80	CY8C4013SXI-411	16	8	2	-	1	1	1	1	1	_	_	ı	>	ı	ı	_
0	CY8C4013LQI-411	16	8	2	_	1	1	1	1	1	_	_	_	-	~	_	_
	CY8C4014SXI-420	16	16	2	~	1	1	1	1	1	_	_	~	-	_	_	_
	CY8C4014SXI-411	16	16	2	_	1	1	1	1	1	_	_	_	~	_	_	_
	CY8C4014SXI-421	16	16	2	~	1	1	1	1	1	_	_	_	~	_	_	_
4	CY8C4014LQI-421	16	16	2	~	1	1	1	1	1	_	_	_	-	~	_	_
CY8C4014	CY8C4014LQI-412	16	16	2	-	1	1	1	1	1	_	_	_	_	_	~	_
,¥8C	CY8C4014LQI-422	16	16	2	~	1	1	1	1	1	_	_	_	_	_	~	_
0	CY8C4014PVI-412	16	16	2	-	1	1	1	1	1	_	_	_	_	_	_	~
	CY8C4014PVI-422	16	16	2	~	1	1	1	1	1	_	_	_	_	_	_	~
	CY8C4014FNI-421	16	16	2	~	1	1	1	1	1	~	_	_	_	_	_	_
	CY8C4014FNI-421A	16	16	2	~	1	1	1	1	1	_	~	_	_	-	_	_
Other	CY8C4014LQI-SLT1	16	16	2	~	1	1	1	1	1	-	_	_	_	~	_	_
ō	CY8C4014LQI-SLT2	16	16	2	~	1	1	1	1	1	_	_	_	_	_	~	_

### **Part Numbering Conventions**

PSoC 4 devices follow the part numbering convention described in the following table. All fields are single-character alphanumeric (0, 1, 2, ..., 9, A,B, ..., Z) unless stated otherwise.

The part numbers are of the form CY8C4ABCDEF-XYZ where the fields are defined as follows.



Document Number: 001-89638 Rev. \*K Page 24 of 36



The Field Values are listed in the following table:

Field	Description	Values	Meaning
CY8C	Cypress prefix		
4	Architecture	4	PSoC 4
Α	Family	0	4000 Family
В	CDITeneed	1	16 MHz
ь	CPU speed	4	48 MHz
		3	8 KB
		4	16 KB
С	Flash capacity	5	32 KB
		6	64 KB
		7	128 KB
		SX	SOIC
DE	Package code	LQ	QFN
	rackage code	PV	SSOP
		FN	WLCSP
F	Temperature range	I	Industrial
XYZ	Attributes code	000-999	Code of feature set in specific family



## **Packaging**

## Table 29. Package List

Spec ID#	Package	Description
BID#47A	28-Pin SSOP	28-pin 5 × 10 × 1.65mm SSOP with 0.65-mm pitch
BID#26	24-Pin QFN	24-pin 4 × 4 × 0.6 mm QFN with 0.5-mm pitch
BID#33	16-Pin QFN	16-pin 3 × 3 × 0.6 mm QFN with 0.5-mm pitch
BID#40	16-Pin SOIC	16-pin (150 Mil) SOIC
BID#47	8-Pin SOIC	8-pin (150 Mil) SOIC
BID#147A	16-Ball WLCSP (1.47 × 1.58mm)	16-Ball 1.47 × 1.58 × 0.4 mm
DID#147Α	16-Ball WLCSP (1.45 × 1.56mm)	16-Ball 1.45 × 1.56 × 0.4 mm

## **Table 30. Package Characteristics**

Parameter	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Operating ambient temperature		-40	25	85	°C
TJ	Operating junction temperature		-40	_	100	°C
$T_JA$	Package θ <sub>JA</sub> (28-pin SSOP)		_	66.6	-	°C/Watt
$T_{JC}$	Package θ <sub>JC</sub> (28-pin SSOP)		-	34	_	°C/Watt
$T_{JA}$	Package θ <sub>JA</sub> (24-pin QFN)		-	38	_	°C/Watt
$T_{JC}$	Package θ <sub>JC</sub> (24-pin QFN)		-	5.6	_	°C/Watt
$T_JA$	Package θ <sub>JA</sub> (16-pin QFN)		_	49.6	-	°C/Watt
$T_{JC}$	Package θ <sub>JC</sub> (16-pin QFN)		_	5.9	_	°C/Watt
$T_JA$	Package θ <sub>JA</sub> (16-pin SOIC)		_	142	-	°C/Watt
$T_{JC}$	Package θ <sub>JC</sub> (16-pin SOIC)		_	49.8	-	°C/Watt
$T_JA$	Package θ <sub>JA</sub> (16-ball WLCSP)		_	90	-	°C/Watt
$T_{JC}$	Package θ <sub>JC</sub> (16-ball WLCSP)		_	0.9	_	°C/Watt
$T_JA$	Package θ <sub>JA</sub> (8-pin SOIC)		_	198	_	°C/Watt
$T_{JC}$	Package θ <sub>JC</sub> (8-pin SOIC)		-	56.9	-	°C/Watt

## Table 31. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All	260 °C	30 seconds

## Table 32. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020

Package	MSL
All except WLCSP	MSL 3
16-ball WLCSP	MSL1

Document Number: 001-89638 Rev. \*K Page 26 of 36



## **Package Outline Drawings**

Figure 11. 28-Pin SSOP Package Outline





Figure 12. 24-pin QFN EPAD (Sawn) Package Outline



### NOTES:


- 1. HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT:  $29 \pm 3 \text{ mg}$
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 \*G



The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.

Figure 13. 16-pin QFN Package EPAD (Sawn)



### NOTES

- 1. MATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. REFERENCE JEDEC # MO-248
- 3. ALL DIMENSIONS ARE IN MILLIMETERS

4. PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web

001-87187 \*A

### Figure 14. 16-pin (150-mil) SOIC Package Outline








Figure 15. 8-pin (150-mil) SOIC Package Outline

- 1. DIMENSIONS IN INCHES[MM]  $\frac{\text{MIN.}}{\text{MAX.}}$
- 2. PIN 1 ID IS OPTIONAL, ROUND ON SINGLE LEADFRAME RECTANGULAR ON MATRIX LEADFRAME
- 3. REFERENCE JEDEC MS-012
- 4. PACKAGE WEIGHT 0.07gms

PART #		
S08.15	STANDARD PKG	
SZ08.15	LEAD FREE PKG	
SW8.15	LEAD FREE PKG	





øb (16X) 3 2 A1 BALL CORNER 0.08 В PIN 1 DOT E1 С С D D 0.265 **TOP VIEW** 0.211 0.211 SIDE VIEW D1

Figure 16. 16-Ball WLCSP 1.47 × 1.58 × 0.42 mm

0)/44001	DIMENSIONS		
SYMBOL	MIN.	NOM.	MAX.
Α	-	-	0.42
A1	0.089	0.099	0.109
D	1.447	1.472	1.497
E	1.554	1.579	1.604
D1	1.05 BSC		
E1	1.05 BSC		
MD	4		
ME	4		
N		16	
Øь	0.17	0.20	0.23
eD	0.35 BSC		
eE	0.35 BSC		
SD	0.18 BSC		
SF	0.18 BSC		

### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.

**BOTTOM VIEW** 

- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

  SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

  N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- ADMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

  WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW,
  "SD" OR "SE" = 0.

  WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW,
  - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER
  BALLS.
- 9. JEDEC SPECIFICATION NO. REF.: N/A.

002-18598 \*\*



(1<u>6X)</u> A1 BALL CORNER 0.08 <u>'--\</u> -PIN 1 DOT В В Ε E1 еE С С D D 0.255 SD **TOP VIEW** 0.201 0.201 **SIDE VIEW** D1 **BOTTOM VIEW** 

Figure 17. 16-Ball WLCSP 1.45 × 1.56 × 0.42 mm

0)/44001	DIMENSIONS			
SYMBOL	MIN.	NOM.	MAX.	
Α	-	-	0.42	
A1	0.089	0.099	0.109	
D	1.427	1.452	1.477	
E	1.534	1.559	1.584	
D1	1.05 BSC			
E1	1.05 BSC			
MD	4			
ME	4			
N	16			
Ø b	0.17	0.20	0.23	
eD	0.35 BSC			
eE	0.35 BSC			
SD	0.18 BSC			
SE	0.18 BSC			

### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

  SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

  N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- (s) DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.
- 9. JEDEC SPECIFICATION NO. REF.: N/A.

001-95966 \*C

Document Number: 001-89638 Rev. \*K Page 31 of 36



## **Acronyms**

Table 33. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
Arm <sup>®</sup>	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge
ETM	embedded trace macrocell

Table 33. Acronyms Used in this Document (continued)

FIR finite impulse response, see also IIR FPB flash patch and breakpoint FS full-speed GPIO general-purpose input/output, applies to a PSoC pin HVI high-voltage interrupt, see also LVI, LVD IC integrated circuit IDAC current DAC, see also DAC, VDAC IDE integrated development environment I²C, or IIC Inter-Integrated Circuit, a communications protocol IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also IMO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter	Acronym	Description
FS full-speed  GPIO general-purpose input/output, applies to a PSoC pin  HVI high-voltage interrupt, see also LVI, LVD  IC integrated circuit  IDAC current DAC, see also DAC, VDAC  IDE integrated development environment  I²C, or IIC Inter-Integrated Circuit, a communications protocol  IIR infinite impulse response, see also FIR  ILO internal low-speed oscillator, see also IMO  IMO internal main oscillator, see also ILO  INL integral nonlinearity, see also DNL  I/O input/output, see also GPIO, DIO, SIO, USBIO  IPOR initial power-on reset  IPSR interrupt program status register  IRQ interrupt request  ITM instrumentation trace macrocell  LCD liquid crystal display  LIN Local Interconnect Network, a communications protocol.  LR link register  LUT lookup table  LVD low-voltage detect, see also LVI  LVI low-voltage interrupt, see also HVI  LVTTL low-voltage transistor-transistor logic  MAC multiply-accumulate  MCU microcontroller unit  MISO master-in slave-out  NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	FIR	finite impulse response, see also IIR
general-purpose input/output, applies to a PSoC pin  HVI high-voltage interrupt, see also LVI, LVD  IC integrated circuit  IDAC current DAC, see also DAC, VDAC  IDE integrated development environment  I <sup>2</sup> C, or IIC Inter-Integrated Circuit, a communications protocol  IIR infinite impulse response, see also FIR  ILO internal low-speed oscillator, see also IMO  IMO internal main oscillator, see also ILO  INL integral nonlinearity, see also DNL  I/O input/output, see also GPIO, DIO, SIO, USBIO  IPOR initial power-on reset  IPSR interrupt program status register  IRQ interrupt request  ITM instrumentation trace macrocell  LCD liquid crystal display  LIN Local Interconnect Network, a communications protocol.  LR link register  LUT lookup table  LVD low-voltage detect, see also LVI  LVI low-voltage interrupt, see also HVI  LVTTL low-voltage interrupt, see also HVI  LVTTL low-voltage transistor-transistor logic  MAC multiply-accumulate  MCU microcontroller unit  MISO master-in slave-out  NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	FPB	flash patch and breakpoint
pin HVI high-voltage interrupt, see also LVI, LVD IC integrated circuit IDAC current DAC, see also DAC, VDAC IDE integrated development environment I²C, or IIC Inter-Integrated Circuit, a communications protocol IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter	FS	full-speed
IC integrated circuit  IDAC current DAC, see also DAC, VDAC  IDE integrated development environment  I <sup>2</sup> C, or IIC Inter-Integrated Circuit, a communications protocol  IIR infinite impulse response, see also FIR  ILO internal low-speed oscillator, see also IMO  IMO internal main oscillator, see also ILO  INL integral nonlinearity, see also DNL  I/O input/output, see also GPIO, DIO, SIO, USBIO  IPOR initial power-on reset  IPSR interrupt program status register  IRQ interrupt request  ITM instrumentation trace macrocell  LCD liquid crystal display  LIN Local Interconnect Network, a communications protocol.  LR link register  LUT lookup table  LVD low-voltage detect, see also LVI  LVI low-voltage interrupt, see also HVI  LVTTL low-voltage transistor-transistor logic  MAC multiply-accumulate  MCU microcontroller unit  MISO master-in slave-out  NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	GPIO	1
IDAC current DAC, see also DAC, VDAC  IDE integrated development environment  I <sup>2</sup> C, or IIC Inter-Integrated Circuit, a communications protocol  IIR infinite impulse response, see also FIR  ILO internal low-speed oscillator, see also IMO  IMO internal main oscillator, see also ILO  INL integral nonlinearity, see also DNL  I/O input/output, see also GPIO, DIO, SIO, USBIO  IPOR initial power-on reset  IPSR interrupt program status register  IRQ interrupt request  ITM instrumentation trace macrocell  LCD liquid crystal display  LIN Local Interconnect Network, a communications protocol.  LR link register  LUT lookup table  LVD low-voltage detect, see also LVI  LVI low-voltage interrupt, see also HVI  LVTTL low-voltage transistor-transistor logic  MAC multiply-accumulate  MCU microcontroller unit  MISO master-in slave-out  NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	HVI	high-voltage interrupt, see also LVI, LVD
IDE integrated development environment  I <sup>2</sup> C, or IIC Inter-Integrated Circuit, a communications protocol IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell ICD liquid crystal display  LIN Local Interconnect Network, a communications protocol.  LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter	IC	integrated circuit
I <sup>2</sup> C, or IIC Inter-Integrated Circuit, a communications protocol IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter	IDAC	current DAC, see also DAC, VDAC
IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter	IDE	integrated development environment
ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter	I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter	IIR	infinite impulse response, see also FIR
INL integral nonlinearity, see also DNL  I/O input/output, see also GPIO, DIO, SIO, USBIO  IPOR initial power-on reset  IPSR interrupt program status register  IRQ interrupt request  ITM instrumentation trace macrocell  LCD liquid crystal display  LIN Local Interconnect Network, a communications protocol.  LR link register  LUT lookup table  LVD low-voltage detect, see also LVI  LVI low-voltage interrupt, see also HVI  LVTTL low-voltage transistor-transistor logic  MAC multiply-accumulate  MCU microcontroller unit  MISO master-in slave-out  NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	ILO	internal low-speed oscillator, see also IMO
I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter	IMO	internal main oscillator, see also ILO
IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter	INL	integral nonlinearity, see also DNL
IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter	I/O	input/output, see also GPIO, DIO, SIO, USBIO
IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter	IPOR	initial power-on reset
ITM instrumentation trace macrocell  LCD liquid crystal display  LIN Local Interconnect Network, a communications protocol.  LR link register  LUT lookup table  LVD low-voltage detect, see also LVI  LVI low-voltage interrupt, see also HVI  LVTTL low-voltage transistor-transistor logic  MAC multiply-accumulate  MCU microcontroller unit  MISO master-in slave-out  NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	IPSR	interrupt program status register
LCD liquid crystal display  LIN Local Interconnect Network, a communications protocol.  LR link register  LUT lookup table  LVD low-voltage detect, see also LVI  LVI low-voltage interrupt, see also HVI  LVTTL low-voltage transistor-transistor logic  MAC multiply-accumulate  MCU microcontroller unit  MISO master-in slave-out  NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	IRQ	interrupt request
LIN Local Interconnect Network, a communications protocol.  LR link register  LUT lookup table  LVD low-voltage detect, see also LVI  LVI low-voltage interrupt, see also HVI  LVTTL low-voltage transistor-transistor logic  MAC multiply-accumulate  MCU microcontroller unit  MISO master-in slave-out  NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	ITM	instrumentation trace macrocell
LIN protocol.  LR link register  LUT lookup table  LVD low-voltage detect, see also LVI  LVI low-voltage interrupt, see also HVI  LVTTL low-voltage transistor-transistor logic  MAC multiply-accumulate  MCU microcontroller unit  MISO master-in slave-out  NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	LCD	liquid crystal display
LUT lookup table  LVD low-voltage detect, see also LVI  LVI low-voltage interrupt, see also HVI  LVTTL low-voltage transistor-transistor logic  MAC multiply-accumulate  MCU microcontroller unit  MISO master-in slave-out  NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	LIN	
LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter	LR	link register
LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter	LUT	lookup table
LVTTL low-voltage transistor-transistor logic  MAC multiply-accumulate  MCU microcontroller unit  MISO master-in slave-out  NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	LVD	low-voltage detect, see also LVI
MAC multiply-accumulate  MCU microcontroller unit  MISO master-in slave-out  NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	LVI	low-voltage interrupt, see also HVI
MCU microcontroller unit  MISO master-in slave-out  NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	LVTTL	low-voltage transistor-transistor logic
MISO master-in slave-out  NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	MAC	multiply-accumulate
NC no connect  NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	MCU	microcontroller unit
NMI nonmaskable interrupt  NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	MISO	master-in slave-out
NRZ non-return-to-zero  NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	NC	no connect
NVIC nested vectored interrupt controller  NVL nonvolatile latch, see also WOL  opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	NMI	nonmaskable interrupt
NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter	NRZ	non-return-to-zero
opamp operational amplifier  PAL programmable array logic, see also PLD  PC program counter	NVIC	nested vectored interrupt controller
PAL programmable array logic, see also PLD PC program counter	NVL	nonvolatile latch, see also WOL
PC program counter	opamp	operational amplifier
	PAL	programmable array logic, see also PLD
PCB printed circuit board	PC	program counter
	PCB	printed circuit board

Document Number: 001-89638 Rev. \*K Page 32 of 36



Table 33. Acronyms Used in this Document (continued)

Acronym	Description
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC <sup>®</sup>	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I <sup>2</sup> C serial clock
SDA	I <sup>2</sup> C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol
SWV	single-wire viewer
TD	transaction descriptor, see also DMA

Table 33. Acronyms Used in this Document (continued)

Acronym	Description
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

Document Number: 001-89638 Rev. \*K Page 33 of 36



## **Document Conventions**

## **Units of Measure**

Table 34. Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibel
fF	femto farad
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
ΜΩ	mega-ohm
Msps	megasamples per second
μΑ	microampere
μF	microfarad

**Table 34. Units of Measure** (continued)

Symbol	Unit of Measure
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
sqrtHz	square root of hertz
V	volt

Document Number: 001-89638 Rev. \*K Page 34 of 36



## **Revision History**

Description Title: PSoC <sup>®</sup> 4: PSoC 4000 Family Datasheet Programmable System-on-Chip (PSoC <sup>®</sup> ) Document Number: 001-89638			
Revision	ECN	Submission Date	Description of Change
*B	4348760	05/16/2014	New PSoC 4000 datasheet.
*C	4514139	10/27/2014	Added 28-pin SSOP pin and package details. Updated V <sub>REF</sub> spec values. Updated conditions for SID174. Updated SID.CSD#15 values and description. Added spec SID339.
*D	4617283	01/09/2015	Corrected Development Kits information and PSoC Creator Example Project figure. Corrected typo in the ordering information table. Updated 28-pin SSOP package diagram.
*E	4735762	05/26/2015	Added 16-ball WLCSP pin and package details.
*F	5466193	10/07/2016	Updated Table 32. Updated 8-pin SOIC package diagram. Updated the template.
*G	5685079	04/05/2017	Updated 16-ball WLCSP package details.
*H	5807014	07/24/2017	Added Figure 17 (spec 001-95966 *C) in Packaging. Updated Table 29. Updated Ordering Information.
*	6189153	05/29/2018	Updated 8-pin SOIC and 24-pin QFN package drawings.
*J	6604429	07/02/2019	Corrected TRM links in More Information. Updated clocking diagram. Updated Pin 26 in 28-pin SSOP pinout. Added CSD ADC DC Specifications and CSD ADC AC Specifications.
*K	7104675	03/15/2021	Updated conditions for SID.CLK#6.

Document Number: 001-89638 Rev. \*K Page 35 of 36



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2013-2021. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-89638 Rev. \*K Revised March 15, 2021 Page 36 of 36