{"payload":{"header_redesign_enabled":false,"results":[{"id":"345434763","archived":false,"color":"#b2b7f8","followers":19,"has_funding_file":false,"hl_name":"hakan-demirli/PID-FPGA","hl_trunc_description":"PID controller on an FPGA with custom RS232 addressing protocol.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":345434763,"name":"PID-FPGA","owner_id":78746991,"owner_login":"hakan-demirli","updated_at":"2021-09-07T13:41:11.708Z","has_issues":true}},"sponsorable":false,"topics":["fpga","controller","matlab","pid","verilog","uart","rs232","dc-motor"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":61,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ahakan-demirli%252FPID-FPGA%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/hakan-demirli/PID-FPGA/star":{"post":"dPCi0kl2bdvbJmJHSO7vXxq_eUpwVvj8DmuXb7PRp2aZsj44DbRuDFskO6H48yCG1dumF3ZqItQkOJ4QB-008w"},"/hakan-demirli/PID-FPGA/unstar":{"post":"ich1wlI6zIpllaL2_MZ7KS1_lLAsMRFEY57W6ZlIS76UL-G1bTHpq2FWiQAO1cOdoHgVyQKrqRejxXRciyk4nQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"gil4zLfSzSl4QnSvu6a3VJQJxV2vCHjy6aWbEJxqDTTF4HsG0VJgDZ2O0pGgi8WUPHuo2StwUePk1W6ph299Og"}}},"title":"Repository search results"}