


(F) 3-

description of Dark - box descrip Clock
Rey Sire Rey Wite Ext Control
Shift Sol -00 Dutaparth 120Src xPSR Al Up -MemWrite Memto Ray Flag Vpdate PCSIC 18 no branch on Hed there since fe 1 all instruction



Controller Design black-box the controller drayran of following Rey Se Rey Wite Ext Control Shift Sol funct -shift-sel xPSR -Clock Contro ALU OP Man Voite Man to Rey Flay Viewto controllor takes the earls of the incruetron neut and produces the control synck

Progression and Truth Table on the controller as we do in destage. In Instructions we only have IDR instruction to perform this we need control signals Beg Wite 11 Cop. UmWite. Ext Control. Ther values should be as following: Ext Control = 0 12Uop = 3'6000 Men Wite = 0 Next, we will have STR operation To paper this instruction, we do not need to add a new control signal. For STR operation, control signals become as blaing Reg Write = 0 Ext Control = 0 ALUJOP = 3 6000 Ven Wite = 1 As a next step, we add ADD SUB, AND ORR, CUP instructions. We require additional control signals for the multiplexers we added Namely, we added RegSre, and ALUSrc

-

These instructions the control are as following Common for MDD, SUB, AND, ORR

Rep Witte = 1

Ext Control = X (Immediate is not used) Mem Write = 0


Reg Src = 1

ALU Gre = 0

ALU op changes for madrictions.

ALU op = 3'6000 (ADD) = 36001 (suB) = 3h 101 (01212) = 3h 100 (4ND) = 3h001 (CMP) Lasty we add additional multiplexers and control signals for the shift operations and the current program status register. Complete truth table for concluding Latapath for all of the instructions is as following:

When the datapath and the controller is merged, the concluding connection diagram, which clearly shows inputs and outputs can be observed:



The instruction memory is initialize with following instructions to show that our single cycle computer is capable of executing all the instructions given.

Instruction #	ARM Format	RTL Format	HEX Format	R0	R1
1	LDR R0, [R0, #0]	R0 <- MEM[0]	0x04100000	4	0
2	LDR R1, [R2, #2]	R1 <- MEM[2]	0x04181002	4	12
3	ADD R0, R0, R8	R0 <- R0 + R8	0x00800008	4	12
4	ADD R1, R1, R8	R1 <- R1 + R8	0x00811008	4	12
5	SUB RO, R1, R0	R0 <- R1 – R0	0x00410000	8	12
6	ADD R0, R0, R8	R0 <- R0 + R8	0x00800008	8	12
7	ORR R0, R0, R1	R0 <- R0 R1	0x01810001	12	12
8	ADD R0, R0, R9	R0 <- R0 + R8	0x00800008	12	12
9	CMP RO, R1	SET THE FLAG	0x01410000	12	12
10	ADD R0, R0, R9	R0 <- R0 + R9	0x00800008	12	12
11	LSR R0, R0, #1	R0 <- R0>>1	0x01A000A0	6	12
12	AND R0, R0, R1	R0 <- R0 & R1	0x0000001	4	12
13	ADD R0, R0, R8	R0 <- R0 + R8	0x00800008	4	12
14	LSL RO, RO, #1	R0 <- R0<<1	0x01A00080	8	12
15	ADD R0, R0, R8	R0 <- R0 + R8	0x00800008	8	12
16	STR RO, [R8, #0]	MEM[0] <- R0	0x04080000	8	12
17	LSR R0, R0, #1	R0 <- R0>>1	0x01A000A0	4	12
18	ADD R0, R0, R8	R0 <- R0 + R8	0x00800008	4	12
19	LDR R0, [R8, #0]	R0 <- MEM[0]	0x04180000	8	12
20	ADD R0, R0, R1	R0 <- R0 + R8	0x00800008	20	12


See that we frequently add our sole destination register R0 with R8. This is to see the value of R0 in the output line which will be connected to the LEDs on the FPGA board. The addition does not change the value of R0 since R8 has the value 0.

According to the expected operation of these instructions, we created test vectors for the destination register, which is almost always R0 to be able to show all the operations with limited LEDs, Created test vectors are as following:

// R0


See that with correct progression of instructions it is not necessary to observe the output of all registers. For example, in the beginning, we load certain memory location to register R1, and then make an operation with R1 and R0, and write the result to R0. The correct result in R0 allows us to infer that the information is drawn from the memory correctly, and the operation is done correctly. In other words, by only seeing the partial view, we can infer the complete one.

Testbench results with this vector table is as following:




As can be seen, there is no error in the simulation, meaning our design works.

The detailed instruction progression table can also be observed with uwf, which is also added as follows for clarity:



Another testbench result without test vectors are also added for they are more reliable than the uwf program. Simulation results do not contain any mismatch.



Notes on Implementation

See that we separately created an instruction memory and a data memory, which is in real scenarios would not be quite desirable. Yet, for the single cycle computer, it is a must. Both memories work combinational, which is critical since the data or instruction must be present before the clock cycle to have a healthy operation of the computer. For both instructions and data memory, we initialized them to have certain values before any clock hits. See that this is realizable in FPGA environments whereas it is not in ASIC environments. On the other hand, this is not a big draw-back in terms of "rightway of doing things" since in real life putting instruction in instruction memory and initializing the data memory corresponds to programming a certain device, and programming a device almost always done with the help of an external device, which separately writes the instructions or data to correct memory locations. Instructions are also written to ROMs to be able not to lose it when the power is cut. In each initialization of the computer, these instructions are drawn from the ROM and executed.

Notes on Parametrization

Parametrization in general gives designer a significant elasticity with the modules he designs since it is not required for the designer to create the same module out of scratch just because width of certain port changes. This elasticity becomes very critical especially for modules such as registers and multiplexers. It is important to have a parametrized design for this kind of abundantly used components with variable input lengths. Parametrized design pushes the designer to one more abstract level, where instead of thinking with only concrete busses and wires, a comprehensive approach including all the cases of the parameter is essential.

Yet, for our design, parametrized design might cause certain complications. As an example, see that our instructions are assumed to be 32-bits. Whole ARM instruction set architecture is based on concluding the values of certain control signals depending on specific bits of the instruction being executed. We should not overlook things such as specific bits of the instruction go into register file to decided which register to be selected in the output, lower order bits goes into immediate extender to conclude the immediate value depending on the instruction, etc. Other problems might rise due to the memory organization of both data and instructions. Instructions and data are read from the memory in 4 bytes, and the memory is addressed and organized in that regard. Basically, to reach the next instruction, we increment the program counter by 4. Yet, if the data length in the memory would be changed, we should change this constant sum, meaning we should change parts of the architecture in correspondence with the new data length. Aside from that, changing any data length related to the memory units might cause a specific program written for the machine not to operate at all. Or, we would be required to alter certain parts of the architecture, which is also dependent on the new parameter we set. It is possible to see that making some modules' parameters, data-widths variables, we face with variable dependent architecture design problem, whereas the purpose of parametrization was to reduce this complexity, not to increase it. This is due to certain conventions such as instruction format, and memory organization of the computers we design.

In my implementation, I used parametrized modules as much as possible, especially where I believed later be altered. Yet, for modules that strictly dependent on the 32-bit ARM instruction set architecture, I followed a literal approach rather than parametrized to reduce the complexity and prevent potential misconceptions about the possibility of changing a set parameter, where in reality would not be possible without changing significant portion of the architecture.

Lastly, design would not work with arbitrary data-width since it requires the memory organization and addressing to change significantly.