

University of British Columbia Electrical and Computer Engineering Introduction to Microcomputers EECE259

Lecture 10: Synchronous Counters.

Dr. Jesús Calviño-Fraga. P.Eng.
Department of Electrical and Computer Engineering, UBC
Office: KAIS 3024

E-mail: jesusc@ece.ubc.ca Phone: (604)-827-5387

February 7/9, 2017

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Objectives

- Design synchronous counters.
- Learn about shift registers.
- Write code for VHDL counters.

Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Synchronous Counters

- ALL the flip-flops are clocked at the same time by a common clock signal.
- We can easily design these counters using the sequential logic design process.
- Example: 2-bit synchronous binary counter (using T flipflops, or JK flip-flops with identical J,K inputs).



	rent ate		ext ate	Flip-flop inputs		
A ₁	A ₀	A ₁ +	A ₀ +	TA ₁	TA ₀	
0	0	0	1	0	1	
0	1	1	0	1	1	
1	0	1	1	0	1	
1	1	0	0	1	1	

 $TA_1 = A_0$ $TA_0 = 1$

Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

3

Synchronous Counters

 Example: 2-bit synchronous binary counter (using T flip-flops, or JK flip-flops with identical J,K inputs).

Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Synchronous Counters: 3-bit

Counter
 3-bit synchronous binary counter (using T flip-flops, or JK flip-flops with identical J, K inputs).


Current state				Next state		Flip-flop inputs			
A ₂	A ₁	A ₀	A_{2}^{+} A_{1}^{+} A_{0}^{+}			TA ₂	TA ₁	TA ₀	
0	0	0	0	0	1	0	0	1	
0	0	1	0	1	0	0	1	1	
0	1	0	0	1	1	0	0	1	
0	1	1	1	0	0	1	1	1	
1	0	0	1	0	1	0	0	1	
1	0	1	1	1	0	0	1	1	
1	1	0	1	1	1	0	0	1	
1	1	1	0	0	0	1	1	1	

A 1	
A ₂ {	$TA_2 = A_1.A_0$
A_0	
A ₁	
	$TA_1 = A_0$
A_2 1 1	771, -710
A_0	
_A 1	
1 1 1 1	TA 4
A_2 $\left\{ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$TA_0 = 1$
A ₀	
70	

Lecture 9: Synchronous Counters.

Synchronous Counters: 3-bit counter

$$TA_2 = A_1.A_0$$
 $TA_1 = A_0$ $TA_0 = 1$



Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

6

4-bit Synchronous Counter (with I	FF)
-----------------------------	--------	-----

	Current state				Next state				Flip-flop inputs			
A ₃	A ₂	A ₁	A ₀	A ₃ +	A ₂ +	A ₁ +	A ₀ +	TA ₃	TA ₂	TA ₁	TA ₀	
0	0	0	0	0	0	0	1	0	0	0	1	
0	0	0	1	0	0	1	0	0	0	1	1	
0	0	1	0	0	0	1	1	0	0	0	1	
0	0	1	1	0	1	0	0	0	1	1	1	
0	1	0	0	0	1	0	1	0	0	0	1	
0	1	0	1	0	1	1	0	0	0	1	1	
0	1	1	0	0	1	1	1	0	0	0	1	
0	1	1	1	1	0	0	0	1	1	1	1	
1	0	0	0	1	0	0	1	0	0	0	1	
1	0	0	1	1	0	1	0	0	0	1	1	
1	0	1	0	1	0	1	1	0	0	0	1	
1	0	1	1	1	1	0	0	0	1	1	1	
1	1	0	0	1	1	0	1	0	0	0	1	
1	1	0	1	1	1	1	0	0	0	1	1	
1	1	1	0	1	1	1	1	0	0	0	1	
1	1	1	1	0	0	0	0	1	1	1	1	

$$TA_0=1$$

$$TA_1=A_0$$

$$\begin{aligned} \mathsf{T}\mathsf{A}_2 &= \mathsf{A'}_3.\mathsf{A'}_2.\mathsf{A}_1.\mathsf{A}_0 + \\ \mathsf{A'}_3.\mathsf{A}_2.\mathsf{A}_1.\mathsf{A}_0 + \mathsf{A}_3.\mathsf{A'}_2. \\ \mathsf{A}_1.\mathsf{A}_0 + \mathsf{A}_3.\mathsf{A}_2.\mathsf{A}_1.\mathsf{A}_0 &= \\ \mathsf{A}_1.\mathsf{A}_0 &= \\ \mathsf{A}_1.\mathsf{A}_0 \end{aligned}$$

$$TA_3 = A'_3.A_2.A_1.A_0+A_3.A_2.A_1$$

 $A_0=A_2A_1.A_0$

Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


Synchronous Counters: 4-bit counter

$$TA_3 = A_2 \cdot A_1 \cdot A_0$$

 $TA_2 = A_1 \cdot A_0$

$$TA_1 = A_0$$





Can you see the pattern? What about a 5-bit counter?

Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

BCD Synchronous Counter

		rent ate			Next state				Flip-flop inputs			
Q_3	Q ₂	Q_1	Q ₀	Q3+	Q ₂ ⁺	Q1+	Q ₀ ⁺	TA ₃	TA ₂	TA ₁	TA ₀	
0	0	0	0	0	0	0	1	0	0	0	1	
0	0	0	1	0	0	1	0	0	0	1	1	
0	0	1	0	0	0	1	1	0	0	0	1	
0	0	1	1	0	1	0	0	0	1	1	1	
0	1	0	0	0	1	0	1	0	0	0	1	
0	1	0	1	0	1	1	0	0	0	1	1	
0	1	1	0	0	1	1	1	0	0	0	1	
0	1	1	1	1	0	0	0	1	1	1	1	
1	0	0	0	1	0	0	1	0	0	0	1	
1	0	0	1	0	0	0	0	1	0	0	1	

$$TA_0 = 1$$

 $TA_1 = Q_3'.Q_0$
 $TA_2 = Q_1.Q_0$
 $TA_3 = Q_2.Q_1.Q_0 + Q_3.Q_0$

Assuming no "Invalid" current state (for example 1010).

Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


9

BCD Synchronous Counter

$$T_0 = 1$$


 $T_1 = Q_3'.Q_0$
 $T_2 = Q_1.Q_0$
 $T_3 = Q_2.Q_1.Q_0 + Q_3.Q_0$

Rst must be asserted at some time to prevent illegal states.



Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.



BCD Synchronous Counter

		rent ate				ext ate		Flip-flop inputs			
A ₃	A ₂	A ₁	A ₀	A ₃ +	A ₂ +	A ₁ +	A ₀ +	TA ₃	TA ₂	TA ₁	TA ₀
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	0	0	0	0	1	0	0	1
1	0	1	0	0	0	0	0	1	0	1	0
1	0	1	1	0	0	0	0	1	0	1	1
1	1	0	0	0	0	0	0	1	1	0	0
1	1	0	1	0	0	0	0	1	1	0	1
1	1	1	0	0	0	0	0	1	1	1	0
1	1	1	1	0	0	0	0	1	1	1	1

The solution is:

Exercise at the end!

Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Designing With D Flip-Flops

- For a T Flip-Flop if the next state changes a bit, then the T input for that bit is set to 1.
- For a D Flip-Flop we just need to make the input D equal to the next state!


Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

13

Synchronous Counters

 Example: 2-bit synchronous binary counter (using D flip-flops).



14

Arbitrary Order Synchronous Counter


- Just as in the previous slide, use a D-type FF (or any FF for that matter!), obtain the table, get the FF input functions and that is it!
- For example, design a 2-bit up/down counter using D-type FFs:

Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

15

2-bit Up/Down Counter



Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

2-bit Up/Down Counter

	urrer state	Ne sta	ext ate	
UD	A ₁	A_0	D ₁	D_0
0	0	0	1	1
0	0	1	0	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	1
1	1	1	0	0

 $D_0 = A'_0$

 $D_1 = UD'.A'_1.A'_0 + UD'.A_1.A_0 + UD.A'_1.A_0 + UD.A_1.A'_0$


 $D_1 = UD.(A_1 \oplus A_0) + UD'.(A_1 \oplus A_0)'$

 $D_1 = (UD \oplus A_1 \oplus A_0)'$

Lecture 9: Synchronous Counters.


17

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.



Parallel Load

- Many commercially available counters can be set (synchronously or asynchronously) to any state.
- Parallel load is very easy to implement in VHDL.





Shift Registers


- A shift register is an arrangement of (usually) synchronous flip-flops that are used to move bits.
- One flip-flop is needed for each bit in the shift register. Each bits moves from flipflop to flip-flop on an edge of the clock.


Lecture 9: Synchronous Counters.


Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.




















Registers and Counters in VHDL

- These examples are from Digital Logic with VHDL Design, 3rd Edition, by Brown and Vranesic.
 - 8-bit, n-bit register with clear
 - D flip-flop With a 2-to-1 Multiplexer on the D Input.
 - 4-bit Shift Register Using D FFs.
 - Alternative Code for a Shift Register.
 - Generic n-bit Shift Register.
 - 4-bit Counter With Synchronous Load.
 - 4-bit Counter With Using INTEGER Signals.
 - 4-bit Down Counter.


Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

29

8-bit Register With Clear

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY reg8 IS
             D : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
Resetn, Clock : IN STD_LOGIC;
    PORT ( D
                                : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) );
END reg8 ;
ARCHITECTURE Behavior OF reg8 IS
                                                     Reset is active
                                                               low
    PROCESS ( Resetn, Clock )
    BEGIN
         IF Resetn = '0' THEN
             Q <= "00000000";
         ELSIF Clock'EVENT AND Clock = '1' THEN
             Q \leq D;
         END IF ;
                                                Rising edge
    END PROCESS ;
END Behavior ;
                                                     sensitive
                           Lecture 9: Synchronous Counters.
                                                                                       30
                       Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```




n-bit Register With Clear

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY regn IS
    GENERIC ( N : INTEGER := 16 ) ;
    PORT ( D
                                 : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
                                   : IN STD_LOGIC;
: OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));
              Resetn, Clock
                                  : IN
END regn ;
ARCHITECTURE Behavior OF regn IS
    PROCESS ( Resetn, Clock )
    BEGIN
         IF Resetn = '0' THEN
              Q <= (OTHERS => '0') ;
          ELSIF Clock'EVENT AND Clock = '1' THEN
              Q <= D ;
          END IF :
    END PROCESS ;
END Behavior ;
                                Lecture 9: Synchronous Counters.
                                                                                            32
                            Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

D flip-flop With a 2-to-1 Multiplexer on the D Input.

```
USE ieee.std_logic_1164.all ;
ENTITY muxdff IS
     PORT ( D0, D1, Sel, Clock : IN STD_LOGIC ;
                                  OUT STD_LOGIC );
END muxdff ;
ARCHITECTURE Behavior OF muxdff IS
                                                       Forces synthesis of FF
     PROCESS (Clock, Sel)
     BEGIN
          WAIT UNTIL Clock'EVENT AND Clock = '1';
          IF Sel = '0' THEN
              Q <= D0 ;
          ELSE
              Q <= D1 ;
          END IF ;
     END PROCESS ;
END Behavior ;
                       Lecture 9: Synchronous Counters.
                                                                            33
                   Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

D flip-flop With a 2-to-1 Multiplexer on the D Input.




Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

4-bit Shift Register Using D FFs

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY shift4 IS
    PORT ( R
                                             STD_LOGIC_VECTOR(3 DOWNTO 0);
                            : IN STD_LOGIC_VE
             L, w, Clock
                               : BUFFER
                                            STD_LOGIC_VECTOR(3 DOWNTO 0) )
             0
END shift4 ;
ARCHITECTURE Structure OF shift4 IS
                                                                          Or... use
    COMPONENT muxdff
       PORT ( D0, D1, Sel, Clock : IN STD_LOGIC ;
Q : OUT STD_LOGIC ) ;
                                                                         the graphic
                                                                           editor!
    END COMPONENT ;
BEGIN
    Stage3: muxdff PORT MAP ( w, R(3), L, Clock, Q(3) );
    Stage2: muxdff PORT MAP ( Q(3), R(2), L, Clock, Q(2) );
    Stagel: muxdff PORT MAP ( Q(2), R(1), L, Clock, Q(1) );
    Stage0: muxdff PORT MAP ( Q(1), R(0), L, Clock, Q(0) );
END Structure ;
                            Lecture 9: Synchronous Counters.
                                                                                    35
                         Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```



Alternative Code for a Shift Register


```
USE ieee.std logic 1164.all;
                                  STD_LOGIC_VECTOR(3 DOWNTO 0);
STD_LOGIC;
-
ENTITY shift4 IS
                       : IN
              Clock : IN
              L, w
                       : IN
                                      STD_LOGIC ;
                       : BUFFER STD_LOGIC_VECTOR(3 DOWNTO 0));
              Q
END shift4 ;
ARCHITECTURE Behavior OF shift4 IS
BEGIN
    PROCESS
     BEGIN
         WAIT UNTIL Clock'EVENT AND Clock = '1';
         IF L = '1' THEN
         ELSE
              Q(0) \le Q(1);
              Q(1) \le Q(2);
              Q(2) \le Q(3);
     END PROCESS ;
END Behavior ;
                            Lecture 9: Synchronous Counters.
                                                                                               37
                       Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

Alternative Code for a Shift Register

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY shift4 IS
                     : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
: IN STD_LOGIC;
: IN STD_LOGIC;
             Clock
                     : IN
                                    STD LOGIC :
             L, w
                      : BUFFER STD_LOGIC_VECTOR(3 DOWNTO 0) );
             Q
END shift4;
ARCHITECTURE Behavior OF shift4 IS
BEGIN
    PROCESS
    BEGIN
         WAIT UNTIL Clock'EVENT AND Clock = '1';
         IF L = '1' THEN
             Q <= R ;
                                             Change the order of this statements
         ELSE
                                             and the result is... exactly the same
             O(3) \le w;
             Q(2) \le Q(3);
                                             as in the previous slide. These
             Q(1) <= Q(2); <
                                             statements represent WIRES. They
             Q(0) <= Q(1);
         END IF ;
                                                are not 'executed' sequentially.
    END PROCESS ;
                                                They happen at the same time.
END Behavior ;
                          Lecture 9: Synchronous Counters.
                                                                                         38
                      Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

Generic n-bit Shift Register USE ieee.std_logic_1164.all ; ENTITY shiftn IS GENERIC (N : INTEGER := 4) ; R : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0); Clock : IN STD_LOGIC; L, w : IN STD_LOGIC; Q : BUFFER STD_LOGIC_VECTOR(N-1 DOWNTO 0)); Q END shiftn : ARCHITECTURE a OF shiftn IS PROCESS BEGIN WAIT UNTIL Clock'EVENT AND Clock = '1' ; IF L = '1' THEN Same circuit as the two Q <= R ; ELSE previous slides! | Genbits: FOR i IN 0 TO N-2 LOOP $|Q(0)| \le Q(1);$ $Q(i) \le Q(i+1)$; END LOOP; $Q(1) \le Q(2);$ Q(N-1) <= w; END 1F; $Q(2) \le Q(3);$ Q(3) <= w; END PROCESS ; END a ; Lecture 9: Synchronous Counters. 39 Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

4-bit Counter With Synch. Load LIBRARY ieee ; USE ieee.std_logic_1164.all ; USE ieee.std_logic_unsigned.all ; ENTITY upcount IS STD_LOGIC ; STD_LOGIC_VECTOR (3 DOWNTO 0) ; STD_LOGIC_VECTOR (3 DOWNTO 0)) ; PORT (Clock, Resetn, Load : IN : OUT END upcount ; ARCHITECTURE Behavior OF upcount IS SIGNAL Count: STD_LOGIC_VECTOR (3 DOWNTO 0); BEGIN PROCESS (Clock, Resetn, Load, D) — Asynchronous Reset IF Resetn = '0' THEN Count <= "0000" ; ELSIF (Clock'EVENT AND Clock = '1') THEN IF Load = '0' THEN Synchronous Load Count <= Count + 1 ; ELSE Count <= D ; END IF ; END IF ; END PROCESS ; Q <= Count ; Lecture 9: Synchronous Counters. 40 Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.



4-bit Counter With Using INTEGER Signals LIBRARY ieee ; USE ieee.std_logic_1164.all ; ENTITY upcount IS INTEGER RANGE 0 TO 15; STD_LOGIC ; INTEGER RANGE 0 TO 15) ; Clock, Resetn, L END upcount ; ARCHITECTURE Behavior OF upcount IS BEGIN PROCESS (Clock, Resetn) Changes are on IF Resetn = '0' THEN falling edge of Clock. Q <= 0; ELSIF (Clock'EVENT AND Clock = '0') THEN IF L = '1' THEN Q <= R; Q <= Q + 1 ; END IF; END IF; END PROCESS; END Behavior: 42 Lecture 9: Synchronous Counters. Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

4-bit Down Counter

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY downcnt IS
     GENERIC ( modulus : INTEGER := 8 ) ;
PORT ( Clock, L, E : IN STD_LOGIC ;
Q : OUT INTEGER RANGE 0 TO modulus-1 ) ;
END downcnt ;
ARCHITECTURE abc OF downcnt IS
     SIGNAL Count : INTEGER RANGE 0 TO modulus-1 ;
BEGIN
     PROCESS
     BEGIN
           WAIT UNTIL (Clock'EVENT AND Clock = '1');
IF L = '1' THEN
                Count <= modulus-1 ;
           ELSE
                IF E = '1' THEN
                     Count <= Count-1;
                 END IF ;
     END IF;
END PROCESS;
     Q <= Count ;
END abc ;
                              Lecture 9: Synchronous Counters.
                                                                                                   43
                          Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

Exercises

- Design a 5-bit synchronous counter using T flip-flops.
- Design a BCD synchronous counter were all the invalid states reset back to zero.
- Design a 3-bit Gray code counter using D flip-flops.
- Write the VHDL code for a 4-bit binary up/down counter, rising edge sensitive clock, active low reset, and active low parallel load.
- Write the VHDL code for one digit BCD down counter with active low reset and falling edge sensitive clock.
- Design a synchronous digital circuit that produces the count 0, 1, 2, 3, 5, 7, 11, 13, 0, 1, 2, 3, ...

Lecture 9: Synchronous Counters.

Copyright © 2009-2017, Jesus Calvino-Fraga, Not to be copied, used, or revised without explicit written permission from the copyright owner.