



University of British Columbia
Electrical and Computer Engineering
Digital Design and Microcomputers CPEN312

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Dr. Jesús Calviño-Fraga. P.Eng.
Department of Electrical and Computer Engineering, UBC
Office: KAIS 3024
E-mail: jesusc@ece.ubc.ca
Phone: (604)-827-5387

January 26, 2017

Copyright © 2009-2017, Jesús Calviño-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Objectives

- Decoders.
- Encoders.
- Priority Encoders.
- Multiplexers.
- Three State Outputs.
- The Arithmetic Logic Unit (ALU).

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

2

Copyright © 2009-2017, Jesús Calviño-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Readings...

- Please read Chapter 4 of Digital Design by M. Mano & M. Ciletti, Fifth Edition, Pearson 2013.
- Posted in Connect. It complies with UBC's copyright fair dealing guidelines:
<http://copyright.ubc.ca/requirements/fair-dealing/>
- Read about binary “Carry Look-head” and “Binary Multipliers”.

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

3

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Decoders

- A decoder is a combinational circuit that converts n binary inputs into 2^n unique binary outputs.
- For example, the truth table of a 2 input decoder may look like this:


Inputs		Outputs			
B	A	Y_0	Y_1	Y_2	Y_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

4

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

2-to-4 Decoder



Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

5

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

2-to-4 Decoder

- It is more common to encounter this kind of decoder: the active output is zero, and it has a global enable pin:


Inputs			Outputs			
B	A	E	Y ₀	Y ₁	Y ₂	Y ₃
0	0	0	0	1	1	1
0	1	0	1	0	1	1
1	0	0	1	1	0	1
1	1	0	1	1	1	0
X	X	1	1	1	1	1

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.


6

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

2-to-4 Decoder



- It is so commonly used that it has its own symbol:




Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

7

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 1

- Use two 2-to-4 decoders (with enable) and a not gate to make a 3-to-8 decoder. The outputs should be active low.



Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.


8

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 2

- Use a 2-to-4 decoder and a NAND gate to build an XOR gate.

$$f = A'.B + A.B'$$



Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

9

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

3-to-8 Decoder

Inputs				Outputs							
C	B	A	E	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
0	0	0	0	0	1	1	1	1	1	1	1
0	0	1	0	1	0	1	1	1	1	1	1
0	1	0	0	1	1	0	1	1	1	1	1
0	1	1	0	1	1	1	0	1	1	1	1
1	0	0	0	1	1	1	1	0	1	1	1
1	0	1	0	1	1	1	1	1	0	1	1
1	1	0	0	1	1	1	1	1	1	0	1
1	1	1	0	1	1	1	1	1	1	1	0
X	X	X	1	1	1	1	1	1	1	1	1

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

10

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Boolean Functions with Decoders

- Since we have all the minterms available in the decoder it is quite simple to combine them for any Boolean function we need.
- For example:
 - $Q = C'.B'.A + C'.B.A' + C.B'.A' + C.B.A$
 - $R = C'.B.A + C.B'.A + C.B.A' + C.B.A$


Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

13

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 3: Boolean Functions With Decoders

$$Q = C'.B'.A + C'.B.A' + C.B'.A' + C.B.A$$
$$R = C'.B.A + C.B'.A + C.B.A' + C.B.A$$



Instead of using gates, we can make sort of a programmable array, see next slide:


Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

14

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 3: Boolean Functions With Decoders

Once I made a 4-bit to 7-seg Hexadecimal decoder like this. It worked great!



Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

15

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Encoders

- An encoder is a digital circuit that performs the inverse operation of a decoder. It has up to 2^n inputs and n outputs.
- For example, consider the Octal-to-Binary encoder:

Inputs								Outputs		
D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	C	B	A
0	1	1	1	1	1	1	1	0	0	0
1	0	1	1	1	1	1	1	0	0	1
1	1	0	1	1	1	1	1	0	1	0
1	1	1	0	1	1	1	1	0	1	1
1	1	1	1	0	1	1	1	1	0	0
1	1	1	1	1	0	1	1	1	0	1
1	1	1	1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	0	1	1	1

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

16

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Octal to Binary Encoder

- The outputs can be obtained with these equations:

$$C = D_0 \cdot D_1 \cdot D_2 \cdot D_3$$

$$B = D_0 \cdot D_1 \cdot D_4 \cdot D_5$$

$$A = D_0 \cdot D_2 \cdot D_4 \cdot D_6$$
- There are two problems with this encoder:
 - Only one input can be zero at a time.
 - If no input is zero, the output is incorrect.
- To solve these problems we can use a priority encoder.

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

17

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Priority Encoder

- A priority encoder gives preference to one input over another. Also, has an extra output to indicate a valid input. For example, consider the 4-to-2 priority encoder:

Inputs				Out	
D ₃	D ₂	D ₁	D ₀	B	A
0	0	0	0	1	1
0	0	0	1	1	1
0	0	1	0	1	1
0	0	1	1	1	1
0	1	0	0	1	1
0	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	1	1

Inputs				Out	
D ₃	D ₂	D ₁	D ₀	B	A
1	0	0	0	1	0
1	0	0	1	1	0
1	0	1	0	1	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	0	1	0	1
1	1	1	0	0	0
1	1	1	1	?	?

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

18

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Priority Encoder

		D_2D_3			
	D_0D_1	00	01	11	10
00		1	1	0	1
01		1	1	0	1
11		1	1	?	1
10		1	1	0	1

$$B = D_2' + D_3'$$

$$A = D_1' \cdot D_2 + D_3'$$

$$V = (D_0 \cdot D_1 \cdot D_2 \cdot D_3)'$$

If $V=1$, Encoder has valid output.

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

19

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Multiplexers


- A multiplexer is a circuit that selects one of many inputs and connects it to an output.
- Two kinds of multiplexers you are likely to use:
 - Digital. We already used one as a data selector in the 9's complement for the BCD Adder/Subtractor.
 - Analog. Very useful to measure different voltages within the same Analog to Digital Converter (ADC), change the gain of amplifiers, sample signals, etc. Will not be cover in this course, but it worth checking them out. See for example the 74HC4051, 74HC4052, and 74HC4053 ICs.

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

20

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

2-to-1 Multiplexer




Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

21

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

4-to-1 Multiplexer




With a 4-to-1 multiplexer we can implement ANY two input logic function!

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

22

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

8-to-1 Multiplexer



Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.


23

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 4

- Implement a two input XNOR function using a 4-to-1 multiplexer.

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1



Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

24

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Three-State Output Gates


- Three state gates have an extra input that disables the output of the gate.
- The three possible states of these gates are:
 - 0: Usually around 0V.
 - 1: Usually around 3.3V or 5V.
 - High Impedance: The gate does not drive a voltage output.
- Three-state gates are very useful to handle data buses in microcomputer circuits.

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.


25

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


Three State Gates




3-state NOT
gate with active
high output
enable



3-state NOT
gate with active
low output
enable




3-state BUFFER
with active high
output enable



3-state BUFFER
with active low
output enable

Draw the symbol for a 12-input NAND gate with active low output enable.




Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

26

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 5

- 4-input multiplexer with 3-state gates.




Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

27

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

ALU




Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

28


Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

74LS181 ALU

Logic Symbols



Connection Diagram



Pin Descriptions

Pin Names	Description
A0-A3	Operand Inputs (Active LOW)
B0-B3	Operand Inputs (Active LOW)
S0-S3	Function Select Inputs
M	Mode Control Input
Cn	Carry Input
F0-F3	Function Outputs (Active LOW)
A = B	Comparator Output
G	Carry Generate Output (Active LOW)
P	Carry Propagate Output (Active LOW)
Cn+4	Carry Output

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

29

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

74LS181 ALU

Function Table

Mode Select Inputs				Active LOW Operands & Fn Outputs		Active HIGH Operands & Fn Outputs	
S3	S2	S1	S0	Logic (M = H)	Arithmetic (Note 2) (M = L) (Cn = L)	Logic (M = H)	Arithmetic (Note 2) (M = L) (Cn = H)
L	L	L	L	\overline{A}	A minus 1	\overline{A}	A
L	L	L	H	\overline{AB}	AB minus 1	$\overline{A + B}$	A + B
L	L	H	L	$\overline{A + B}$	AB minus 1	$\overline{A} \overline{B}$	A + \overline{B}
L	L	H	H	Logic 1	minus 1	Logic 0	minus 1
L	H	L	L	$\overline{A + B}$	A plus (A + \overline{B})	\overline{AB}	A plus \overline{AB}
L	H	L	H	\overline{B}	AB plus (A + \overline{B})	\overline{B}	(A + B) plus \overline{AB}
L	H	H	L	$\overline{A \oplus B}$	A minus B minus 1	$A \oplus B$	A minus B minus 1
L	H	H	H	$A + \overline{B}$	A + \overline{B}	\overline{AB}	AB minus 1
H	L	L	L	$\overline{A} \overline{B}$	A plus (A + B)	$\overline{A + B}$	A plus AB
H	L	L	H	$A \oplus B$	A plus B	$\overline{A \oplus B}$	A plus B
H	L	H	L	B	\overline{AB} plus (A + B)	B	(A + \overline{B}) plus AB
H	L	H	H	A + B	A + B	AB	AB minus 1
H	H	L	L	Logic 0	A plus A (Note 1)	Logic 1	A plus A (Note 1)
H	H	L	H	\overline{AB}	AB plus A	$A + \overline{B}$	(A + B) plus A
H	H	H	L	AB	\overline{AB} minus A	A + B	(A + \overline{B}) plus A
H	H	H	H	A	A	A	A minus 1


Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

30

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

74LS181 ALU

Logic Diagram




Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

31

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

EXOR gate

- For my design I need an EXOR implemented only with NAND gates:



A	B	Q
0	0	0
0	1	1
1	0	1
1	1	0

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

32

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Full adder

- Now, design and build a full adder:

C_i	A	B	C_o	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = A \oplus B \oplus C_i$$


$$C_o = (A \cdot B) + (C_i \cdot (A \oplus B))$$

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

33

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Full adder circuit




Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

34

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Multi-bit Full Adder

- Put several simple adders together to make a multi-bit adder:




- Finally, to modify the adder into an ALU we need one more circuit:

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

35

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Data selector



Put this circuit before the inputs of the simple adder, and we get a very powerful ALU!


K_1	K_2	f_n
0	0	1
0	1	A_n
1	0	A_n'
1	1	0

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

36

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Designing an ALU



Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

37

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Some Supported Operation Codes


f	Functions	K_{C0}	K_{C1}	K_{C2}	K_{B1}	K_{B2}	K_{A1}	K_{A2}	K_{EXOR}
0	A AND B	1	0	0	1	0	1	0	0
1	A OR B	1	1	1	0	1	0	1	0
2	A	1	1	1	1	1	0	1	0
3	A'	1	1	1	1	1	1	0	0
4	B	1	1	1	0	1	1	1	0
5	B'	1	1	1	1	0	1	1	0
6	All zeroes	1	1	1	1	1	1	1	0
7	All ones	1	1	1	0	0	0	0	0
8	A XOR B	1	1	1	0	1	0	1	1
9	A + 1 count	0	0	1	1	1	0	1	1
10	A - 1 decrement	1	0	1	0	1	0	0	1
11	B + 1 count	0	0	1	0	1	1	1	1
12	B - 1 decrement	1	0	1	0	0	0	1	1
13	A + B addition	1	0	1	0	1	0	1	1
14	A - B subtraction	0	0	1	1	0	0	1	1
15	B - A subtraction	0	0	1	0	1	1	0	1

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

38

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Testing the ALU: A AND B



Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

39

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Perform subtraction using the full adder (two's complement)

- $A - B = (A + B' + 1)$. For example:

$$\begin{array}{r} 1 \ 0 \ 0 \ 1 \\ 0 \ 0 \ 1 \ 1 \\ \hline ? \ ? \ ? \ ? \end{array}$$


$$\begin{array}{r} 1 \ 0 \ 0 \ 1 \\ 1 \ 1 \ 0 \ 0 \\ \hline \ 1 \\ 0 \ 1 \ 1 \ 0 \end{array}$$

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

40

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Testing the ALU: A MINUS B



41

Simple ALU

- Other operations supported by the ALU:

$$\begin{array}{cccc}
 \overline{A} \text{ AND } B & \overline{A} \text{ OR } B & \overline{A} \text{ PLUS } B & \overline{A} \text{ MINUS } B \\
 A \text{ AND } \overline{B} & A \text{ OR } \overline{B} & A \text{ PLUS } \overline{B} & A \text{ MINUS } \overline{B} \\
 \overline{A} \text{ AND } \overline{B} & \overline{A} \text{ OR } \overline{B} & \overline{A} \text{ PLUS } \overline{B} & \overline{A} \text{ MINUS } \overline{B}
 \end{array}$$

- Also notice that the OR function is implemented by using De Morgan's theorem:

$$A \text{ OR } B = \overline{\overline{A} \text{ AND } \overline{B}}$$

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

42

The diagram shows a 1-bit full adder implemented using 2-to1 multiplexers. The inputs are A, B, and the carry-in C_{in}. The outputs are the sum (Result) and the carry-out (Carry out). The logic is as follows:

- The carry-in C_{in} is connected to the select line of a 2-to1 multiplexer. The data inputs are K_{C0} (1) and K_{C1} (1). The output of this multiplexer is the carry propagate signal (C_p).
- The inputs A and B are connected to the select lines of two 2-to1 multiplexers. The data inputs are K_{B1} (0), K_{B2} (1), K_{XOR} (0), and K_{A1} (0). The outputs of these multiplexers are the sum (Result) and the carry propagate signal (C_p).
- The carry propagate signal (C_p) is connected to the select line of a 2-to1 multiplexer. The data inputs are K_{B1} (0) and K_{B2} (1). The output of this multiplexer is the carry-out (Carry out).
- The carry-out (Carry out) is connected to the select line of a 2-to1 multiplexer. The data inputs are K_{XOR} (0) and K_{A1} (0). The output of this multiplexer is the sum (Result).

The logic can be summarized as follows:

- Carry propagate signal: $C_p = A \oplus B$
- Carry-out: $C_{out} = A \text{ AND } B$
- Sum (Result): $Result = C_p \oplus C_{in}$

43

- Use a 2-to-4 decoder and a NAND gate to build an XNOR gate.
- Use a 3-to-8 decoder and NAND gates to implement a 3-bit binary to Gray code converter. In gray code only one bit changes at a time:
http://en.wikipedia.org/wiki/Gray_code
- Use two 8-to-1 multiplexers to implement a full adder.
- Show how to obtain $(A+B)'$ using the ALU described in class.

44

22