

#### University of British Columbia Electrical and Computer Engineering Digital Design and Microcomputers CPEN312

# Lecture 9: Flip-Flops and Registers.

Dr. Jesús Calviño-Fraga. P.Eng.
Department of Electrical and Computer Engineering, UBC
Office: KAIS 3024

E-mail: jesusc@ece.ubc.ca Phone: (604)-827-5387

February 2, 2017


Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


#### **Objectives**

- Latches
- Flip-Flops
- Registers
- Asynchronous/Ripple Counters
- Cascade Ripple Counters


Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.









Time


R	S	Q	Q	Comment	
1	1	?	?	Stored state unknown	
1	0	1	0	"Set" Q to 1	
1	1	1	0	Now Q "remembers" 1	
0	1	0	1	"Reset" Q to 0	
1	1	0	1	Now Q "remembers" 0	
0	0	1	1	Both go high	
1	1	?	?	Random!	

Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

5

#### Gated SR Latch




E	S	R	Q	Q'
1	1	0	1	0
1	0	1	0	1
1	0	0	Q(t-1)	Q'(t-1)
1	1	1	?	?
0	х	х	Q(t-1)	Q'(t-1)

Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.






Е	S	R	Q	Q'
1	1	0	1	0
1	0	1	0	1
0	х	х	Q(t-1)	Q'(t-1)

The humble D Latch is the basic unit of memory! It can store just one bit.

Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


## Latch Symbols




Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

8








I mentioned before that the D latch is a unit of memory. Since we want to have as much memory as possible, we optimize its design as much as possible. By implementing the D latch as in the figure above we save one gate.


Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.




#### 74LS670 register file

 Provides one input and one output port only:







Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or


13

#### Example 1

- BCD Adder/Subtractor with latched input:
  - We can connect the same switches to both A and B.
  - Uses one 4-bit latch.
  - We need an "Enter" key to provide the value in port A throughout the latch.
  - Lab #2 can be done now with 4 BCD digits!

Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.



#### **Limitations of Latch Circuits**


- When the enable signal is active, the excitation inputs are gated directly to the output Q. Therefore, any change in the inputs causes an immediate change in the latch output.
- We can solve the problem above by using a special timing control signal: the *clock*. It restricts the times at which the states of the latch may change.
- The addition of the clock signal leads to the edge-triggered latch, also called *flip-flop*.

Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### Flip-flops

- In Flip-flops, the outputs change state at a specified point on an input called the *clock*.
- They can change state either at the *positive edge* (rising edge) or at the *negative edge* (*falling edge*) of the clock signal.




Lecture 9: Flip-Flops and Registers


Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### Flip-flops

 Symbols for the SR, D and JK edge-triggered flipflops. Note the ">" symbol at the clock input.



Positive edge-triggered flip-flops



Negative edge-triggered flip-flops


Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

18

17





CLK	S	R	Q	Q'	Comment
?	0	0	Q(t-1)	Q'(t-1)	No Change
1	0	1	0	1	Reset
1	1	0	1	0	Set
<b>↑</b>	1	1	?	?	Invalid


? = irrelevant ("don't care")

 $\uparrow$  = clock transition LOW to HIGH

Lecture 9: Flip-Flops and Registers


Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

## **Clock Edge Detectors**



Positive-going transition (rising edge)

CLK\*



Negative-going transition (falling edge)

CLK\*


In both detectors above we use the delay introduced by the NOT gate to generate a very narrow output pulse!

Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

20

#### D Flip-flop



A positive edge-triggered D flip-flop formed with an S-R flip-flop.

D	CLK	Q(T+1)	Comment
1	1	1	Set
0	1	0	Reset

↑ = clock transition LOW to HIGH

Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, o


21


#### JK Flip-Flop

- Q and Q' are fed back to the pulsesteering NAND gates.
- No invalid state.
- The JK Flip-Flop includes a toggle state.
  - *J*=HIGH (and *K*=LOW) ⇒ SET state
  - K=HIGH (and J=LOW) ⇒ RESET state
  - both inputs LOW ⇒ no change
  - both inputs HIGH ⇒ toggle


Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.





#### **Example: Frequency Division**



Divide clock frequency by 2.

Divide clock frequency by 4.

This is also a counter!

Lecture 9: Flip-Flops and Registers

25

QB

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, revised without explicit written permission from the copyright owner.


# Asynchronous Inputs: Preset & Clear

- SR, D and JK inputs are synchronous inputs, as data on these inputs are transferred to the flip-flop's output only on the sensitive edge of the clock pulse.
- Asynchronous inputs affect the state of the flip-flop independently of the clock; example: preset (PRE) and clear (CLR). Assuming active high preset and clear inputs:
  - When *PRE*=HIGH, Q is immediately set to HIGH.
  - When CLR=HIGH, Q is immediately cleared to LOW.
- The flip-flop is in normal operation mode when both PRE and CLR inactive.

Lecture 9: Flip-Flops and Registers


26

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.



## Master-Slave JK Flip-Flop

 Another way of implementing a Flip-Flop is by using a Master-Slave configuration. For example, this is the JK flip-flop:



Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### Counters

- Counters are circuits that cycle through a specified number of states.
- Two types of counters:
  - synchronous (parallel) counters
  - · asynchronous (ripple) counters
- Ripple counters allow some flip-flop outputs to be used as a source of clock for other flip-flops.
- Synchronous counters apply the same clock to all flip-flops.

Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

29

#### Ripple Counters

- Ripple counters: the flip-flops do not change their outputs at exactly the same time because they do not have a common clock source.
- Also known as asynchronous counters, as the input clock pulse propagates asynchronously through the counter. As a consequence accumulative delay is present and an important drawback.
- For n flip-flops → a MOD (modulus) 2<sup>n</sup> counter. (For example for n=3, the counter has up to 8 possible 'count' values).
- Output of the last flip-flop (MSB) divides the input clock frequency by the MOD number of the counter, for this reason a counter is used also as a frequency divider.


Lecture 9: Flip-Flops and Registers

30

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


#### **Binary Ripple Counter**


 Output of one flip-flop is connected to the clock input of the next flip-flop. If we use two F-Fs:




#### **Binary Ripple Counter**

• If we use three F-Fs:









#### **BCD** Ripple Counter

BCD Counters are counters with 10 states. In a BCD ripple counter we need to detect (1010)<sub>2</sub> in order to reset the counter




Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.




#### Ripple Down Counters

 A ripple counter can be made to count down by changing the source for the next FF from Q to Q':



#### **Cascading Ripple Counters**

- It possible to implement large ripple counters by cascading smaller ripple counters.
- Example: A 5-bit ripple counter constructed from a 2-bit counter and a 3-bit counter:




Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### **Cascading Ripple Counters**

• A two digit BCD counter:



## Example: Ripple Counters in VHDL.

- For this example I'll use the 50 MHz oscillator in the DE0-CV board to make a BCD seconds counter (0 to 59) and display the current count using the 7segment displays.
- The 50 MHz clock signal is attached to pin\_N2.

Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

# USE IEEE.STD\_LOGIC\_1164.all; USE IEEE.STD\_LOGIC\_ARITH.all; USE IEEE.STD\_LOGIC\_UNSIGNED.all; ENTITY BCDCOUNT IS port( KEY0, CLK\_50 :IN STD\_LOGIC; MSD, LSD :OUT STD\_LOGIC\_VECTOR (0 to 6) ); END BCDCOUNT; ARCHITECTURE a of BCDCOUNT is

SIGNAL Internal\_Count: STD\_LOGIC\_VECTOR(28 downto 0);
SIGNAL HighDigit, LowDigit: STD\_LOGIC\_VECTOR(3 downto 0);
SIGNAL MSD\_7SEG, LSD\_7SEG: STD\_LOGIC\_VECTOR(0 to 6);

MSD<=MSD\_7SEG;

Lecture 9: Flip-Flops and Registers

SIGNAL ClkFlag: STD\_LOGIC;

LSD<=LSD\_7SEG;

BEGIN

41

#### Divide the 50MHz to get 0.5Hz

Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Lecture 9: Flip-Flops and Registers


Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


# Two BCD Counters. The output on one is the clock of the other...

```
PROCESS(ClkFlag, KEY0)
BEGIN
          if(KEY0='0') then -- reset
                     LowDigit<="0000";
                    HighDigit<="0000";
          elsif(ClkFlag'event and ClkFlag='1') then
                     if (LowDigit=9) then
                               LowDigit<="0000";
                               if (HighDigit=5) then
                                         HighDigit<="0000";
                               else HighDigit<=HighDigit+'1';</pre>
                               end if;
                     else
                               LowDigit<=LowDigit+'1';
                     end if;
END PROCESS;
                      Lecture 9: Flip-Flops and Registers
                                                                                43
                   Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

```
BCD to 7-segment
PROCESS(LowDigit, HighDigit)
BEGIN
         case LowDigit is
                   when "0000" => LSD_7SEG <= "0000001";</pre>
                   when "0001" => LSD_7SEG <= "1001111";</pre>
                   when "0010" => LSD_7SEG <= "0010010";</pre>
                   when "0011" => LSD_7SEG <= "0000110";</pre>
                   when "0100" => LSD_7SEG <= "1001100";</pre>
                   when "0101" => LSD_7SEG <= "0100100";</pre>
                   when "0110" => LSD_7SEG <= "0100000";</pre>
                   when "0111" => LSD_7SEG <= "0001111";</pre>
                   when "1000" => LSD_7SEG <= "0000000";</pre>
                   when "1001" => LSD_7SEG <= "0000100";</pre>
                   when others => LSD_7SEG <= "11111111";</pre>
         end case;
                   Lecture 9: Flip-Flops and Registers
                                                                          44
                Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

```
BCD to 7-segment
                   case HighDigit is
                             when "0000" => MSD_7SEG <= "0000001";</pre>
                             when "0001" => MSD_7SEG <= "1001111";</pre>
                             when "0010" => MSD_7SEG <= "0010010";</pre>
                             when "0011" => MSD_7SEG <= "0000110";</pre>
                             when "0100" => MSD_7SEG <= "1001100";</pre>
                             when "0101" => MSD_7SEG <= "0100100";</pre>
                             when "0110" => MSD_7SEG <= "0100000";</pre>
                             when "0111" => MSD_7SEG <= "0001111";</pre>
                             when "1000" => MSD_7SEG <= "0000000";</pre>
                             when "1001" => MSD_7SEG <= "0000100";</pre>
                             when others => MSD_7SEG <= "11111111";</pre>
                   end case;
         END PROCESS;
end a;
                             Lecture 9: Flip-Flops and Registers
                                                                                    45
                          Copyright © 2009-2016, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```





#### **Exercises**

- Design a BCD ripple counter using Flip-Flops that follows the sequence 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 2, 3, etc. (You can use it for lab 3)
- Design a 2-digit BCD down counter.

Lecture 9: Flip-Flops and Registers

Copyright © 2009-2016, Jesus Calvino-Fraga, Not to be copied, used, or revised without explicit written permission from the copyright owner.