

#### University of British Columbia Electrical and Computer Engineering Introduction to Microcomputers EECE259

# Lecture 11: Finite State Machines.

Dr. Jesús Calviño-Fraga. P.Eng.
Department of Electrical and Computer Engineering, UBC
Office: KAIS 3024

E-mail: jesusc@ece.ubc.ca Phone: (604)-827-5387

February 14/16, 2017

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### **Objectives**

- Finite State Machines:
  - Types
  - State Diagram
  - State Table
  - Equations
  - Circuit
- Finite State Machines in VHDL
- Programmable State Machine

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


#### **Finite State Machines**


- Finite State Machines (FSM) are a mathematical abstraction used to design sequential logic circuits as well as to write computer programs.
- In the previous lecture we studied synchronous counters. They are FSMs! The out of each state in a counter is the number of the state.
- There are two kinds of FSMs:
  - FSMs whose outputs are only a function of the current state.
     They are known as <u>Moore</u> FSMs. They are synchronous FSMs.
     The synchronous counters we studied in the previous lecture are all Moore FSMs.
  - FSMs whose outputs are a both a function of the current state and the inputs. They are know as <u>Mealy</u> FSMs they are asynchronous FSMs.
- The design of FSMs is very similar to the design of arbitrary count synchronous counters.


Lecture 11: Finite State Machines.


3


Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.











### **Get Equations**

H=Q'<sub>1</sub>.Q<sub>0</sub>

 $\mathsf{D}_0 \!\!=\!\! \mathsf{C}. (\mathsf{Q'}_1.\mathsf{Q'}_0 \!\!+\!\! \mathsf{T'}.\mathsf{Q'}_1.\mathsf{Q}_0 \!\!+\!\! \mathsf{L}.\mathsf{Q}_1.\mathsf{Q'}_0 \!\!+\!\! \mathsf{Q}_1.\mathsf{Q}_0)$ 

V=Q<sub>1</sub>.Q'<sub>0</sub>

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

9

#### **Designing Finite State Machines**

- Understand specifications
- Derive state diagram
- Create state table
- Perform state minimization (if necessary)
- Encode states (state assignment)
- Create state-assigned table
- Select type of Flip-Flop to use
- Determine Flip-Flop input equations and FSM output equations.
- · Draw circuit diagram

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, o revised without explicit written permission from the copyright owner.

11

#### **VHDL Finite State Machines**

- Nowadays it is very easy to implement FSMs.
- VHDL has facilities to easily implement them.
- Quartus Prime goes even farther: it has templates for FSM in Mealy and Moore configurations!

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### **VHDL Finite State Machines** × Language templates: AHDL Quartus II TCL TimeQuest SystemVerilog TCL • • -- Four-State Moore State Machine -- A Moore machine's outputs are dependent only o -- The output is written only when the state chan -- transitions are synchronous.) Verilog HDL Verilog HDL WHDL Full Designs RAMs and ROMs Shift Registers State Machine library ieee; use ieee.std\_logic\_1164.all; Four-State Machines Four-State Model Four-State Moore State Mach Safe State Machine User-Encoded State Machine Arithmetic Configurations entity four\_state\_moore\_state\_machine is clk : in std\_logic input : in std\_logic; reset : in std\_logic; output : out std\_logic\_vector( Constructs VHDL 2008 Constructs Logic · \_ ▶ Insert Lecture 11: Finite State Machines. 13 Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### **VHDL FSM** -- Quartus II VHDL Template -- Four-State Moore State Machine $\mbox{--}\mbox{ A Moore machine's outputs are dependent only on the current state.}$ -- The output is written only when the state changes. (State -- transitions are synchronous.) library ieee; use ieee.std\_logic\_1164.all; entity fsm1 is port( clk, reset : in std\_logic; Cup, Level, Temperature : in std\_logic; : out std\_logic; Ready Heater, Valve : out std\_logic ); end entity; Lecture 11: Finite State Machines. Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### **VHDL FSM**

```
architecture rtl of fsm1 is

-- Build an enumerated type for the state machine
    type state_type is (s0, s1, s2, s3);

-- Register to hold the current state
    signal state : state_type;

begin
```

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

15

#### **VHDL FSM**

```
-- Logic to advance to the next state
   process (clk, reset)
    begin
        if reset = '0' then
            state <= s0;
        elsif (rising_edge(clk)) then
case state is
                when s0=>
                    if Cup = '1' then
                        state <= s1;
                    else
                        state <= s0;
                    end if;
                when s1=>
                    if Cup = '0' then
                        state <= s0;
                    elsif Temperature = '1' then
                        state <= s2;
                    else
                        state <= s1;
                    end if;
```

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### **VHDL FSM**

```
when s2=>
    if Cup = '0' then
        state <= s0;
elsif Level = '1' then
        state <= s3;
else
        state <= s2;
end if;
when s3 =>
    if Cup = '0' then
        state <= s0;
else
        state <= s3;
end if;
end case;
end if;
end case;
end if;</pre>
```

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

17

#### **VHDL FSM**

```
-- Output depends solely on the current state
     process (state)
      begin
            case state is
                  when s0 =>
                      Ready <= '1';
Heater <= '0';
Valve <= '0';
                  when s1 =>
                      Ready <= '0';
                      Heater <= '1';
Valve <= '0';
                  when s2 =>
                      Ready <= '0';
                      Heater <= '0';
                      Valve <= '1';
                  when s3 =>
                      Ready <= '0';
                      Heater <= '0';
Valve <= '0';
            end case;
      end process;
                                Lecture 11: Finite State Machines.
end rtl;
                            Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

#### Pin Assignments in DE0-CV Board


Signal Name	DE0-CV Board Name	FPGA Pin #
clk	50 MHz Clock	PIN_M9
reset	KEY0 (active low!)	PIN_U7
Cup	SW0	PIN_U13
Level	SW1	PIN_V13
Temperature	SW2	PIN_T13
Ready	LEDR0	PIN_AA2
Heater	LEDR1	PIN_AA1
Valve	LEDR2	PIN_W2

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

19

## Example 2: Simple Elevator




- ${}^{\bullet}\mathrm{M}_{\mathrm{U}}$  and  $\mathrm{M}_{\mathrm{D}}$  make the elevator go up or down.
- ${}^{ullet} S_1$  and  $S_2$  detect if the elevator is in floor one or two
- •B<sub>1</sub> and B<sub>2</sub> are used to call the elevator to each floor
- $^{\bullet}B_{\text{E}}$  is used to make the elevator move to the other floor.

After Reset the elevator is in the bottom floor

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.



### Example 2: State Table

B <sub>1</sub> +B <sub>E</sub>	B <sub>2</sub> +B <sub>E</sub>	S <sub>1</sub>	S <sub>2</sub>	Q <sub>1</sub>	$Q_0$	D <sub>1</sub>	D <sub>0</sub>	M <sub>U</sub>	$M_D$
Х	0	Х	X	0	0	0	0	0	0
Х	1	Х	Х	0	0	0	1	0	0
Х	Х	Х	0	0	1	0	1	1	0
Х	Х	Х	1	0	1	1	0	1	0
0	Х	Х	Х	1	0	1	0	0	0
1	Х	Х	Х	1	0	1	1	0	0
Х	Х	0	Х	1	1	1	1	0	1
Х	Х	1	Х	1	1	0	0	0	1

$$D_1 = S_2.Q'_1.Q_0 + (B_1 + B_E)'Q_1.Q'_0 + (B_1 + B_E).Q_1.Q'_0 + S'_1.Q_1.Q_0$$

$$\mathsf{D}_0 \!\!=\!\! (\mathsf{B}_2 \!\!+\!\! \mathsf{B}_\mathsf{E}).\mathsf{Q'}_1.\mathsf{Q'}_0 \!\!+\!\! \mathsf{S'}_2.\mathsf{Q'}_1.\mathsf{Q}_0 \!\!+\!\! (\mathsf{B}_1 \!\!+\!\! \mathsf{B}_\mathsf{E}).\mathsf{Q}_1.\mathsf{Q'}_0 \!\!+\!\! \mathsf{S'}_1.\mathsf{Q}_1.\mathsf{Q}_0$$

 $M_U=Q_1.Q_0$ 

Circuit is exercise at the end!

 $M_D = Q_1.Q_0$ 

Lecture 11: Finite State Machines.

22

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


### Programmable State Machine

- From the previous examples notice that the hardware implementations of FSMs may get very complex.
- For large FSM it takes a long time to design and assemble.
- An alternative is to use VHDL, but we are just moving the problem from one technology to another.
- A better option is to have a FSM that is easy to design with and easy to setup.
- A programmable state machine is both easy to design with and setup. It is the direct ancestor of modern processors!

Lecture 11: Finite State Machines.

23

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.



#### **Memory**


- Typically, memory has the following signals:
  - An address bus. This allows us to select each particular memory location.
  - A data bus. Here is where we put the information to be stored to the memory, or where we get the information previously stored.
  - A control bus. These are the signals that tell the memory to write, read, or disable/enable the whole memory.

Lecture 11: Finite State Machines.

25

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### Random Access Memory (RAM)



Address Bus: Signals  $A_0$  to  $A_{14}$ . Since we have 15 address signals, the memory has  $2^{15}$ =32768 locations.

<u>Data Bus</u>: Signals  $I/O_0$  to  $I/O_7$ . It is an 8-bit data bus.

Control Bus: Signals CE\*, OE\*, and WE\*.

CE\*: Enables this IC for read or write.


OE\*: Makes the data bus an output. Read from memory.

WE\*: Makes the data bus an input. Write to memory

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

## Read Only Memory (ROM)



(Ultra Violet Electrically

Programmable Read Only

Memory)



Address Bus: Same as previous slide.

Data Bus: Signals Q<sub>0</sub> to Q<sub>7</sub>.

Control Bus: Signals E\*, G\*, and VPP.

E\*: Enables this IC for read.

G\*: Makes the data bus an output.


VPP: Voltage (12.5V) used to write to the memory using an external programmer.

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

27

#### **Loadable Counter**



74HC161 4-bit synchronous binary counter The '161 is one of many counters available. Not happy with this counter? Design your own using flip-flops or VHDL!

According to the datasheet, to count: ENT, ENP, LOAD\*, and CLR\* must be '1'.

When LOAD\*=0, the current count is set to whatever is in inputs A to D.

Signals RCO, ENT, and ENP are used to connect several chips together to make a bigger counter (8-bits, for example)

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### **Data Selector**

D3 [ 1 16 ] Vcc
D2 [ 2 15 ] D4
D1 [ 3 14 ] D5
D0 [ 4 13 ] D6
Y [ 5 12 ] D7
W [ 6 11 ] A
G [ 7 10 ] B
GND [ 8 9 ] C

74HC151 8 to 1 data selector

#### **FUNCTION TABLE**

	II	OUTPUTS				
	SELEC1	Г	STROBE	, ,	147	
С	В	Α	G	Y	W	
X	Χ	X	Н	L	Н	
L	L	L	L	D0	D0	
L	L	Н	L	D1	D1	
L	Н	L	L	D2	D2	
L	Н	Н	L	D3	D3	
Н	L	L	L	D4	D4	
Н	L	Н	L	D5	D5	
Н	Н	L	L	D6	D6	
Н	Н	Н	L	D7	D7	

D0, D1 . . . D7 = the level of the respective D input


Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


29

#### **Clock Generation**

Old good LM555 IC in A-stable configuration!




Output at pin 3



 $f = \frac{1.44}{(R_A + 2R_B)C}$ 

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.



#### PSM: Simulation using Multisim

- The program is stored in the 64x16 ROM (64 words, 16-bit each).
- To change the program in Multisim, double click the memory, then click "Edit Model".
- Modify the output of the memory for each location according to your program. Then click "Change part model", followed by Ok.
- To simulate the Programmable State Machine press F5.

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


## **PSM: Operation Code**

 Each instruction in our programmable state machine consist of 16-bits with the following meanings:

Q15	Q14	Q13	Q12	Q11	Q10	Q9	Q8	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0
U7	U6	U5	U4	U3	U2	U1	U0	IC	IB	IA	х	ND	NC	NB	NA
									$\overline{}$		_				
General purpose outputs Input sele							lect			sible r endin		,			
	Lecture 11: Finite State Machines.											33			

## **PSM Example**

• Program the following state diagram:




Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### **PSM Example**

- · Some observations:
  - State 2 increments unconditionally to state
     Therefore we need to force an input to always zero. Say it is input zero.
  - State 3 jumps unconditionally to state 0. Therefore we need to force an input to always one. Say it is input one.
  - State 1 jumps if the condition is zero. Our PSM can jump only with one. We can solve this in different ways as outlined in the next slide.




Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

# PSM: How to jump when an input is zero.


- Use an inverter (NOT gate) connected to an extra input.
- Add an extra state:



Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

36





## **PSM: Signal Assignments**

Signal	PSM
'0'	Input 0 (I <sub>A</sub> =0, I <sub>B</sub> =0, I <sub>C</sub> =0)
'1'	Input 1 (I <sub>A</sub> =1, I <sub>B</sub> =0, I <sub>C</sub> =0)
'SEL'	Input 2 (I <sub>A</sub> =0, I <sub>B</sub> =1, I <sub>C</sub> =0)
'ACK'	Output 0 (U0)

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.






# Example 3: Simple Elevator using PSM

Signal	PSM
0	Input 0
1	Input 1
B₁+B <sub>E</sub>	Input 2
$B_2 + B_E$	Input 3
S <sub>1</sub>	Input 4
S <sub>2</sub>	Input 5
$M_U$	Output 0 (U0)
$M_D$	Output 1 (U1)

Pin Assignments

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.



#### **Exercises**

- 1. Draw the circuit for example 2 given in class.
- 2. Write a VHDL program that implements the state diagram of example 2.
- 3. Solve example 1 using the PSM given in class.
- 4. Using a two input XOR gate and memory output 'U7', modify the PSM presented in this lecture so it can be programmed to jump either with zero or one.

Lecture 11: Finite State Machines.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.