

University of British Columbia Electrical and Computer Engineering Digital Design and Microcomputers CPEN312

L06: Introduction to Quartus Prime and VHDL.

Dr. Jesús Calviño-Fraga. P.Eng.
Department of Electrical and Computer Engineering, UBC
Office: KAIS 3024

E-mail: jesusc@ece.ubc.ca Phone: (604)-827-5387

January 19, 2017

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Objectives

- Create digital circuits with Quartus Prime in graphical form.
- Simulate digital circuits.
- Load and test digital circuits into the Altera DE0-CV board.
- Create digital circuits with Quartus Prime using VHDL

L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


Create Digital Circuits Using the Graphic Editor in Quartus Prime


- We will be using Quartus Prime V16
- This updated procedure is based on chapter 1 of Rapid Prototyping of Digital Systems [SOPC edn] - J. Hamblen, et al., (Springer, 2008). Available in Connect. Unfortunately, this chapter was written for Quartus II V7. Many things have changed since that version!
- Some pop-up windows have been edited so they fit in the slides!

L06: Introduction to VHDL

3


Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.











New Project Wizard Directory, Name, Top-Level Entity What it the sporting directory for this project? C/Courses/CEN13/2/Lecture/Lecture/Lecture (8 What is the name of this groject? In graple What is the name of the Jop-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file. If you have the same name for the Sectings. Pick a folder in your computer. For now, use the same name for the second and third field. In my case, I choose 'orgate' Lo6: Introduction to VHDL 7 Copyright © 2008-2017, Jesus Calvino-Faga, Not to be copied, used, or 'revised without explicit without





























Altera DE0-CV Pins

- The Altera DE0-CV has a bunch LEDs, push-buttons, switches, and many other devices available for you to use. They can be connected to your design using the pin assignment window.
- All the pins and their function described in the DE0-CV user manual available at:

http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=921

L06: Introduction to VHDL

19

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Altera DE0-CV Pins

Table 3-2 Pin Assignment of Push-buttons

Signal Name	FPGA Pin No.	Description
KEY0	PIN_U7	Push-button[0]
KEY1	PIN_W9	Push-button[1]
KEY2	PIN_M7	Push-button[2]
KEY3	PIN_M6	Push-button[3]

Table 3-4 Pin Assignment of LEDs

Signal Name	FPGA Pin No.	Description		
LEDR0	PIN_AA2	LED [0]		
LEDR1	PIN_AA1	LED [1]		
I EDD2	DIN WO	LEDIO		

Name	Pin		
PB1	PIN_W9		
PB2	PIN_M7		
LED	PIN_AA2		

L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


Assign Pins


- Save the project.
- Compile the project. Processing->Start Compilation. It takes several minutes. In my old Windows 7 laptop it took 2:27 minutes.
- Click Assignments->Pin Planner


L06: Introduction to VHDL

21

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner







Save and Recompile

- Save.
- Compile the project. Processing->Start Compilation. It may take several minutes...

L06: Introduction to VHDL

017, Jesus Calvino-Fraga. Not to be copied, used, or


25


Simulate or Load/Run...


- At this point, we can do two things with the compiled project:
 - Simulate on Quartus Prime. Before we simulate we need an 'University Program Vector Wave File.'
 - Program into the Altera DE0-CV board.


L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.









Simulation Options


- Quartus Prime offers us two simulation options:
 - Functional simulation. No gate delays are taken into account.
 - Timing simulation. Gate delays are taken into account.

L06: Introduction to VHDL

31

opyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, revised without explicit written permission from the copyright owner.


Run Functional Simulation



L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Functional Simulation Output



L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

)-CV


33


Load design into Altera DE0-CV Board


- Connect the USB cable to the 'USB BLASTER' connector in the DE0-CV board. Connect the other end to your computer.
- If this is the first time you connect the board to your computer, the USB Blaster driver will be installed. If it is not found automatically, it is available with your Quartus Prime installation. In my computer: C:\Altera\16.0\quartus\drivers
- In Quartus Prime click Tools->Programmer.
 Click "Add File" and look for a file with 'sof' extension. In my computer it was located in the 'output_files' folder.

L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.







Example 1: 2-bit to 7-seg

- Connect X and Y to SW0 and SW1. Use HEX0 to display the result.
- •The pin assignments for the DE0-CV:

Table 3-3 Pin Assignment of Slide Switches


Signal Name	FPGA Pin No.	Description		
SW0	PIN_U13	Slide Switch[0]		
SW1	PIN_V13	Slide Switch[1]		
SW2	PIN T13	Slide Switch[2]		

Table 3-5 Pin Assignment of 7-segment Displays

Signal Name	FPGA Pin No.	Description
HEX00	PIN_U21	Seven Segment Digit 0[0]
HEX01	PIN_V21	Seven Segment Digit 0[1]
HEX02	PIN_W22	Seven Segment Digit 0[2]
HEX03	PIN_W21	Seven Segment Digit 0[3]
HEX04	PIN_Y22	Seven Segment Digit 0[4]
HEX05	PIN_Y21	Seven Segment Digit 0[5]
HEX06	PIN_AA22	Seven Segment Digit 0[6]

L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.




Basic VHDL Circuits


- VHDL is a HARDWARE description language. It is NOT a programming language.
- In VHDL, we create and connect components using statements. Optionally we can create components that can be used in the graphic editor.
- Initially VHDL was created to simulate digital circuits.
 Latter on it was used to synthesize digital circuits.
- The emphasis of this course is NOT VHDL. Digital logic is!
- As an example, let us create a VHDL circuit that implements the LED=(PB1'+PB2')', the same circuit as from the schematic entry tutorial above:

L06: Introduction to VHDL


40

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.





Entity Declaration



L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Change Entity Declaration to:

The simplest entity declaration just has a name and the name of the inputs and outputs of our circuit. Modify the template entity inserted by Quartus so it looks like the one above.

L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

44

Architecture Body Insert Template anguage templates: # TmeQuest # System/erlog # Tcl # Verlog HDL # Verlog HDL # Verlog HDL # Ubrary Clause # Constructs # Design Units # Declarations (optional) # Declarations

Change Architecture to:

L06: Introduction to VHDL


Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

```
architecture mytest of orvhdl is
    -- Declarations (optional)
begin
    LED <= NOT( (NOT PB1) OR (NOT PB2) );
end mytest;</pre>
```

L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

46




Assign Pins, Compile, Simulate, Load to DE0-CV board...

- Exactly the same we did for the schematic example!
- So, which one is simpler?
 - For smaller designs schematics are ok.
 - For larger designs (hundreds to thousands of gates) schematics are not ok!
- Curious to see how Quartus interpreted our VHDL circuit? Try Tools->Netlist Viewers->RTL Viewer:

L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.




Create Schematic Symbol for VHDL Component

- Many complex VHDL projects use only VHDL circuits. No schematics at all.
- Other complex digital circuits combine both VHDL, Verilog, and Schematics.
- It is possible to create a symbol for the VHDL file we just made, and use it in the Schematic Editor!
- File->Create/Update->Create Symbol Files for Current File:

L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.



Example 2: VHDL BCD to 7-Segment Decoder

- VHDL has features that allow for easy description of hardware.
- Let us check some of this features by making a BCD to 7-Segment decoder.

L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 2: VHDL BCD to 7-Segment Decoder

Inputs			Outputs							
D	С	В	Α	F _a	F _b	F _c	F _d	F _e	F _f	F _g
0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	0	0	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	1	1	0
0	1	0	0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0

Remember how we did this with Boolean equations last time? It is way easier in VHDL:

L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

53

Example 2: VHDL BCD to 7-Segment Decoder

```
library ieee;
use ieee.std_logic_1164.all;
entity BCDto7Seg is
     port
          -- Input ports
         BCD : in STD_LOGIC_VECTOR (3 downto 0);
          -- Output ports
         DISPLAY: out STD_LOGIC_VECTOR (0 to 6)
end BCDto7Seg;
architecture a of BCDto7Seg is
     -- Declarations (optional)
     signal bcd_in : STD_LOGIC_VECTOR (3 downto 0);
     signal display_out : STD_LOGIC_VECTOR (0 to 6);
                               L06: Introduction to VHDL
                                                                                 54
                        Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

Example 2: VHDL BCD to 7-Segment Decoder

```
begin
          bcd_in <= BCD;</pre>
          DISPLAY <= display_out;</pre>
     process( bcd_in) is
      -- Declaration(s)
     begin
     -- Sequential Statement(s)
     case bcd_in is
          when "0000" =>
               display_out<="0000001";
          when "0001" =>
               display_out<="1001111";
          when "0010" =>
                display_out<="0010010";
          when "0011" =>
               display_out<="0000110";
           when "0100" =>
                display_out<="1001100";
                                L06: Introduction to VHDL
                         Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.
```

55

Example 2: VHDL BCD to 7-Segment Decoder

L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 3:


- Create a graphic editor component from example 2, and use it to drive both HEX0 and HEX1:
 - From the previous example File->Create/Update->Create Symbol Files for Current File.
 - Create a new project and copy both BCDto7seg.vhd and BCDto7Seg.bsf from the last example to the new folder. Create a new schematic and right click, then insert symbol:

L06: Introduction to VHDL

57


Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


Insert Created Symbol in Quartus Schematic.



L06: Introduction to VHDL

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.





Exercises

- Modify BCDto7Seg so it converts a Hexadecimal number (0 to F) to its 7-segment representation.
 Call it HEXto7Seg.vhd. Generate also its symbol file.
- Create a Quartus schematic diagram to read the 10-bit binary number from switches SW0 to SW9 and displays it in hexadecimal using the 7segment displays HEX0, HEX1, and HEX2. Use the VHDL & symbol files from the previous exercise.

L06: Introduction to VHDL

61

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.