

## University of British Columbia Electrical and Computer Engineering Digital Design and Microcomputers CPEN312

### Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Dr. Jesús Calviño-Fraga. P.Eng.
Department of Electrical and Computer Engineering, UBC
Office: KAIS 3024

E-mail: jesusc@ece.ubc.ca Phone: (604)-827-5387

January 26, 2017

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### **Objectives**

- Decoders.
- Encoders.
- Priority Encoders.
- Multiplexers.
- Three State Outputs.
- The Arithmetic Logic Unit (ALU).

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga, Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### Readings...

- Please read Chapter 4 of Digital Design by M. Mano & M. Ciletti, Fifth Edition, Pearson 2013.
- Posted in Connect. It complies with UBC's copyright fair dealing guidelines: <a href="http://copyright.ubc.ca/requirements/fair-dealing/">http://copyright.ubc.ca/requirements/fair-dealing/</a>
- Read about binary "Carry Look-head" and "Binary Multipliers".

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

3


#### **Decoders**

- A decoder is a combinational circuit that converts n binary inputs into 2<sup>n</sup> unique binary outputs.
- For example, the truth table of a 2 input decoder may look like this:

Inp	uts		Outputs							
В	A	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>					
0	0	1	0	0	0					
0	1	0	1	0	0					
1	0	0	0	1	0					
1	1	0	0	0	1					

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.




#### 2-to-4 Decoder

 It is more common to encounter this kind of decoder: the active output is zero, and it has a global enable pin:

Inputs			Outputs						
В	Α	E	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>			
0	0	0	0	1	1	1			
0	1	0	1	0	1	1			
1	0	0	1	1	0	1			
1	1	0	1	1	1	0			
Х	Х	1	1	1	1	1			


Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.



## Example 1

 Use two 2-to-4 decoders (with enable) and a not gate to make a 3-to-8 decoder. The outputs should be active low.




Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

## Example 2

 Use a 2-to-4 decoder and a NAND gate to build an XOR gate.





Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


9


#### 3-to-8 Decoder

	Inp	uts		Outputs							
С	В	Α	Е	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	Y <sub>5</sub>	Y <sub>6</sub>	Y <sub>7</sub>
0	0	0	0	0	1	1	1	1	1	1	1
0	0	1	0	1	0	1	1	1	1	1	1
0	1	0	0	1	1	0	1	1	1	1	1
0	1	1	0	1	1	1	0	1	1	1	1
1	0	0	0	1	1	1	1	0	1	1	1
1	0	1	0	1	1	1	1	1	0	1	1
1	1	0	0	1	1	1	1	1	1	0	1
1	1	1	0	1	1	1	1	1	1	1	0
Х	Х	Х	1	1	1	1	1	1	1	1	1

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.





#### **Boolean Functions with Decoders**

- Since we have all the minterms available in the decoder it is quite simple to combine then for any Boolean function we need.
- For example:
  - Q=C'.B'.A+C'.B.A'+C.B'.A'+C.B.A
  - R=C'.B.A+C.B'.A+C.B.A'+C.B.A


Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

13

# Example 3: Boolean Functions With Decoders


Q=C'.B'.A+C'.B.A'+C.B'.A'+C.B.A R=C'.B.A+C.B'.A+C.B.A'+C.B.A



Instead of using gates, we can make sort of a programmable array, see next slide:

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga, Not to be copied, used, or revised without explicit written permission from the copyright owner.



#### **Encoders**

- An encoder is a digital circuit that performs the inverse operation of a decoder. It has up to 2<sup>n</sup> inputs and n outputs.
- For example, consider the Octal-to-Binary encoder:

	Inputs									S
$D_0$	D <sub>1</sub>	D <sub>2</sub>	$D_3$	$D_4$	$D_5$	$D_6$	D <sub>7</sub>	С	В	Α
0	1	1	1	1	1	1	1	0	0	0
1	0	1	1	1	1	1	1	0	0	1
1	1	0	1	1	1	1	1	0	1	0
1	1	1	0	1	1	1	1	0	1	1
1	1	1	1	0	1	1	1	1	0	0
1	1	1	1	1	0	1	1	1	0	1
1	1	1	1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	0	1	1	1

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### Octal to Binary Encoder

The outputs can be obtained with these equations:

 $C=D_0.D_1.D_2.D_3$ 

 $B=D_0.D_1.D_4.D_5$ 

 $A=D_0.D_2.D_4.D_6$ 

- There are two problems with this encoder:
  - Only one input can be zero at a time.
    - If no input is zero, the output is incorrect.
- To solve these problems we can use a priority encoder.

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU. Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

17


Priority Encoder
A priority encoder gives preference to one input over another. Also, has an extra output to indicate a valid input. For example, consider the 4-to-2 priority encoder:

	Inp	uts	0	ut	
$D_3$	$D_2$	D <sub>1</sub>	$D_0$	В	Α
0	0	0	0	1	1
0	0	0	1	1	1
0	0	1	0	1	1
0	0	1	1	1	1
0	1	0	0	1	1
0	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	1	1

1		Inputs				ut
/	$D_3$	$D_2$	D <sub>1</sub>	$D_0$	В	Α
	1	0	0	0	1	0
	1	0	0	1	1	0
	1	0	1	0	1	0
	1	0	1	1	1	0
	1	1	0	0	0	1
	1	1	0	1	0	1
	1	1	1	0	0	0
	1	1	1	1	?	?

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.





### Multiplexers


- A multiplexer is a circuit that selects one of many inputs and connects it to an output.
- Two kinds of multiplexers you are likely to use:
  - Digital. We already used one as a data selector in the 9's complement for the BCD Adder/Subtractor.
  - Analog. Very useful to measure different voltages within the same Analog to Digital Converter (ADC), change the gain of amplifiers, sample signals, etc.
     Will not be cover in this course, but it worth checking them out. See for example the 74HC4051, 74HC4052, and 74HC4053 ICs.

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga, Not to be copied, used, or revised without explicit written permission from the copyright owner.








## Example 4

• Implement a two input XNOR function using a 4-to-1 multiplexer.

Α	В	Υ
0	0	1
0	1	0
1	0	0
1	1	1



Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

#### **Three-State Output Gates**

- Three state gates have an extra input that disables the output of the gate.
- The three possible states of these gates are:
  - 0: Usually around 0V.
  - 1: Usually around 3.3V or 5V.
  - High Impedance: The gate does not drive a voltage output.
- Three-state gates are very useful to handle data buses in microcomputer circuits.

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU. Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

25

#### **Three State Gates**



3-state NOT gate with active high output

enable



3-state NOT gate with active low output enable




with active high output enable





3-state BUFFER 3-state BUFFER with active low output enable


Draw the symbol for a 12-input NAND gate with active low output enable.



Lecture 8: Encoders, Decoders, Multiplexers, and the ALU. Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.









### 74LS181 ALU

		Select uts		Acti	ve LOW Operands & F <sub>n</sub> Outputs	Acti	ve HIGH Operands & F <sub>n</sub> Outputs
				Logic	Arithmetic (Note 2)	Logic	Arithmetic (Note 2)
S3	S2	<b>S</b> 1	S0	(M = H)	$(M=L) (C_n=L)$	(M = H)	$(M = L) (C_n = H)$
L	L	L	L	Ā	A minus 1	Ā	A
L	L	L	Н	AB	AB minus 1	A + B	A + B
L	L	H	L	A + B	AB minus 1	ĀΒ	A + B
L	L	Н	Н	Logic 1	minus 1	Logic 0	minus 1
L	Н	L	L	A + B	A plus $(A + \overline{B})$	ĀB	A plus AB
L	Н	L	Н	B	AB plus (A + B)	B	(A + B) plus AB
L	Н	Н	L	Ā⊕B	A minus B minus 1	A⊕B	A minus B minus 1
L	Н	Н	Н	A + B	A + B	AB	AB minus 1
Н	L	L	L	ĀB	A plus (A + B)	A + B	A plus AB
Н	L	L	Н	A ⊕ B	A plus B	Ā⊕B	A plus B
Н	L	Н	L	В	AB plus (A + B)	В	(A + B) plus AB
Н	L	Н	Н	A + B	A + B	AB	AB minus 1
Н	Н	L	L	Logic 0	A plus A (Note 1)	Logic 1	A plus A (Note 1)
Н	Н	L	Н	AB	AB plus A	A + B	(A + B) plus A
Н	Н	Н	L	AB	AB minus A	A + B	(A + B) plus A
Н	Н	Н	Н	A	A	A	A minus 1

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga, Not to be copied, used, or revised without explicit written permission from the copyright owner.





#### Full adder

• Now, design and build a full adder:


$C_{i}$	Α	В	Co	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = A \oplus B \oplus C_{i}$$

$$C_{o} = (A \cdot B) + (C_{i} \cdot (A \oplus B))$$


Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.



#### Multi-bit Full Adder


• Put several simple adders together to make a multi-bit adder:




 Finally, to modify the adder into an ALU we need one more circuit:


Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.





	ie Supp	OI	ıeı		h	510	lliO	'11'	Juu	<u>_</u> 3
f	Functions	K <sub>C0</sub>	K <sub>C1</sub>	K <sub>C2</sub>	K <sub>B1</sub>	K <sub>B2</sub>	K <sub>A1</sub>	K <sub>A2</sub>	K <sub>EXOR</sub>	
0	A AND B	1	0	0	1	0	1	0	0	
1	A OR B	1	1	1	0	1	0	1	0	
2	A	1	1	1	1	1	0	1	0	
3	A'	1	1	1	1	1	1	0	0	
4	В	1	1	1	0	1	1	1	0	
5	В'	1	1	1	1	0	1	1	0	
6	All zeroes	1	1	1	1	1	1	1	0	
7	All ones	1	1	1	0	0	0	0	0	
8	A XOR B	1	1	1	0	1	0	1	1	
9	A + 1 count	0	0	1	1	1	0	1	1	
10	A – 1 decrement	1	0	1	0	1	0	0	1	
11	B + 1 count	0	0	1	0	1	1	1	1	
12	B – 1 decrement	1	0	1	0	0	0	1	1	
13	A + B addition	1	0	1	0	1	0	1	1	
14	A – B subtraction	0	0	1	1	0	0	1	1	
15	B – A subtraction	0	0	1	0	1	1	0	1	



# Perform subtraction using the full adder (two's complement)


• A-B=(A+B'+1). For example:

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

40

0



### Simple ALU

• Other operations supported by the ALU:


$$\overline{A}$$
 AND  $\overline{B}$   $\overline{A}$  OR  $\overline{B}$   $\overline{A}$  PLUS  $\overline{B}$   $\overline{A}$  MINUS  $\overline{B}$ 
 $\overline{A}$  AND  $\overline{B}$   $\overline{A}$  OR  $\overline{B}$   $\overline{A}$  PLUS  $\overline{B}$   $\overline{A}$  MINUS  $\overline{B}$ 
 $\overline{A}$  AND  $\overline{B}$   $\overline{A}$  OR  $\overline{B}$   $\overline{A}$  PLUS  $\overline{B}$   $\overline{A}$  MINUS  $\overline{B}$ 

 Also notice that the OR function is implemented by using De Morgan's theorem:

$$A OR B = \overline{\overline{A} AND B}$$

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.



#### **Exercises**

- Use a 2-to-4 decoder and a NAND gate to build an XNOR gate.
- Use a 3-to-8 decoder and NAND gates to implement a 3-bit binary to Gray code converter. In gray code only one bit changes at a time: <a href="http://en.wikipedia.org/wiki/Gray code">http://en.wikipedia.org/wiki/Gray code</a>
- Use two 8-to-1 multiplexers to implement a full adder.
- Show how to obtain (A+B)' using the ALU described in class.

Lecture 8: Encoders, Decoders, Multiplexers, and the ALU.

Copyright © 2009-2017, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.