



University of British Columbia
Electrical and Computer Engineering
Digital Design and Microcomputers CPEN312

L03: Binary Logic and Gate Implementations.

Dr. Jesús Calviño-Fraga. P.Eng.
Department of Electrical and Computer Engineering, UBC
Office: KAIS 3024
E-mail: jesusc@ece.ubc.ca
Phone: (604)-827-5387

January 4/9, 2019

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Objectives

- Truth tables
- OR, AND, NOT gates.
- NOR, NAND, XOR, XNOR gates.
- Boolean expressions.
- Voltages and bits.
- The electronics of logic gates.

L03: Binary Logic

2

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Binary Logic and Operations

- Binary variables are based on two states:
 - On/Off, Yes/No, True/False, etc.
 - When used in electronics the two states are represented as voltages.
 - For convenience we call one state 1 and the other 0.
- The basic operations we can perform with binary variables are:
 - AND, represented with a dot (.)
 - OR, represented with a plus (+)
 - NOT, represented with a prime (') or a bar (̄)

L03: Binary Logic

3

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Truth Table

- A truth table enumerates all possible combinations of inputs and the output of a logic operation. For example, for a two input AND gate:

A, B are inputs.
There could be
more than 2!

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1


Y is the output.

L03: Binary Logic

4

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

AND Gate



$$Y = A \cdot B$$

$$Y = AB$$

For convenience we can
skip the dot!

A	B	Y=A.B
0	0	0
0	1	0
1	0	0
1	1	1


Truth Table

L03: Binary Logic

5

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

OR Gate



$$Y = A + B$$

A	B	Y=A+B
0	0	0
0	1	1
1	0	1
1	1	1


Truth Table

L03: Binary Logic

6

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

NOT Gate



$$Y = \overline{A}$$

$$Y = A'$$

A	Y=A'
0	1
1	0

L03: Binary Logic

7

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Logic Gates


- They can have more than one input, but they have only one output.
- The output of a gate can be the input to another gate.
- Two or more outputs can not be connected together.

L03: Binary Logic

8

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

AND and NOT



$$Y = \overline{A \cdot B}$$

This operation is referred as a NOT
AND, or NAND

A	B	$Y=(A \cdot B)'$
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table


L03: Binary Logic

9

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

NAND Gate

For convenience, we collapsed the not
gate into a circle at the output!



$$Y = \overline{A \cdot B}$$

A	B	$Y=(A \cdot B)'$
0	0	1
0	1	1
1	0	1
1	1	0


Truth Table

L03: Binary Logic

10

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

OR and NOT



$$Y = \overline{A + B}$$

This operation is referred as a NOT
OR, or NOR

A	B	$Y=(A+B)'$
0	0	1
0	1	0
1	0	0
1	1	0


Truth Table

L03: Binary Logic

11

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

NOR Gate



$$Y = \overline{A + B}$$

A	B	$Y=(A+B)'$
0	0	1
0	1	0
1	0	0
1	1	0


Truth Table

L03: Binary Logic


12

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Circles at the Inputs:



Can be redrawn as:



$$Y = A' \cdot B'$$


L03: Binary Logic

13

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 1

- Obtain the truth table of the gate below.



$$Y = A' \cdot B'$$

A	B	$Y = A' \cdot B'$
0	0	1
0	1	0
1	0	0
1	1	0


L03: Binary Logic

14

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 2

- Obtain the truth table of the gate below.



Three input AND gate.



A	B	C	$Y = A.B.C$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

L03: Binary Logic

15

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Gates with more than two inputs




L03: Binary Logic

16

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 3

- Obtain the truth table of the circuit below.




A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

L03: Binary Logic

17

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

XOR GATE



$$Y = A \oplus B$$


A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

L03: Binary Logic

18

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

XNOR GATE



$$\overline{Y} = A \oplus B$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1


L03: Binary Logic

19

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Multiple Outputs

- If the logic circuit has more than one output the truth table can include all of them:



A	B	X	Y
0	0	0	1
0	1	0	0
1	0	0	0
1	1	1	0

Truth Table


L03: Binary Logic

20

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Equations to/from Gates

- Often we need to convert logic equations to gates and vice versa. For example:



$$Y = (A.B)' + C$$


L03: Binary Logic

21

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Example 4

- Draw the gates circuit for the logic equation $Y = (A' + B)' . C . D'$. Use one or two input gates only.



One possible solution!


L03: Binary Logic

22

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Implementation of Logic Gates

- AND & OR gates can be built using switches:



If SWA is on AND SWB is on, then LIGHT is on


L03: Binary Logic

23

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Implementation of Logic Gates

- AND & OR gates can be built using switches:



If SWA is on OR SWB is on, then LIGHT is on

For the NOT gate we need a relay.

L03: Binary Logic

24

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Some history

- Relay: invented in 1835 by Joseph Henry (1797–1878).
- Binary Logic: developed in 1847 by George Boole (1815–1864).
- Mechanical Computer: the Analytical Engine proposed in 1837 by Charles Babbage (1791–1871)
- It took humanity 90 years to put the above three developments together!

L03: Binary Logic

25

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Claude Shannon

- Credited with founding both digital computer and digital circuit design theory in 1937.
- Master thesis “***A Symbolic Analysis of Relay and Switching Circuits***” showed how to implement logic circuits with relays.





Claude Shannon
(1916–2001)

L03: Binary Logic

26

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


Relay



<http://www.gloab.com/relays/NC%20RELAY.jpg>

<http://upload.wikimedia.org/wikipedia/commons/3/39/Relay2.jpg>

Electro-magnet
moves a switch
contact




L03: Binary Logic

27

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Relay NOT Gate



Logic ONE is 12V

Logic Zero is 0V

If switch A is open (logic zero),
output Y is 12V (logic one)


If switch A is closed (logic one),
output Y is 0V (logic zero)

L03: Binary Logic

28

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Relay NOR Gate



A	B	$Y=(A+B)'$
0V	0V	12V
0V	12V	0V
12V	0V	0V
12V	12V	0V

Truth Table


Believe it or not, computers had been built with relay gates!

L03: Binary Logic

29

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Logic representation using relays: Ladder Logic




Ladder Logic is extensively used in industry to “program” Programmable Logic Controllers (PLCs).

L03: Binary Logic

30

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Ladder Logic in Shannon's work



Make-before-break: In a switching device, a configuration in which the new connection path is established before the previous contacts are opened. This prevents the switched path from ever seeing an open circuit.

Figure 34. Combination-lock circuit


L03: Binary Logic

31

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Propagation Delay

- Logic circuits do not change their outputs immediately after the inputs change. There will be always a propagation delay!



For relays t_{on}/t_{off} is in the tens of milli-seconds


L03: Binary Logic

32

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Propagation Delay

- Propagation delays can affect the output of a logic circuit in unexpected ways:



L03: Binary Logic

33

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Diode Logic


- Diodes behave somehow like switches. They let DC current flow in one direction only.
- Similarly to switch logic, only AND & OR gates can be implemented.
- To implement NOT, NAND, or NOR gates a transistor is needed.

L03: Binary Logic

34

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Diode Logic



http://en.wikipedia.org/wiki/Diode_logic

L03: Binary Logic

35

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Transistor Logic

- With transistors, which behave similarly to relays, we can implement a NOT gate as well as any other gate we want!
- There are two types of transistor we can use:
 - Bipolar Junction Transistors or BJTs.
 - Metal Oxide Semiconductor Field Effect Transistors or MOSFETs.


L03: Binary Logic

36

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


BJT NOT Gate

- The basic NOT gate with BJTs looks like this:



A	Q ₁	Y
0	off	1
1	on	0

Say $V_{CC}=5V$, Logic 1:
 $V_{in} > 2.5V$, Logic 0:
 $V_{in} < 0.6V$, $0.6 > V_{in} > 2.5$ is
 forbidden!




L03: Binary Logic

37

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Diode-Transistor-Logic (DTL) NAND Gate

- The basic NAND gate with a BJT and diodes:



A	B	D ₁	D ₂	Q ₁	Y
0	0	on	on	off	1
0	1	on	off	off	1
1	0	off	on	off	1
1	1	off	off	on	0

Truth Table


This is called Diode-Transistor-Logic or DTL. It was the technology used in the Apollo spacecraft. Look for "Apollo guidance computer".

L03: Binary Logic

38

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Transistor-Transistor Logic (TTL)




L03: Binary Logic

39

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

MOSFET Logic

- MOSFET logic, in particular Complementary MOSFETs or CMOS, is the most widely used kind of logic. It is small, fast, cheap, and reliable.
- CMOS uses two types of MOSFETs. The N-MOSFET is turned on (closes) with logic one at the gate pin; the P-MOSFET is turned on (closes) with logic zero at the gate pin.




L03: Binary Logic

40

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.


CMOS NOT Gate



A	Q ₁	Q ₂	Y
0	on	off	1
1	off	on	0

Truth Table

Say VDD=5V, Logic 1:
 $V_{in} > 3.5V$, Logic 0:
 $V_{in} < 1.5V$, $1.5 > V_{in} > 3.5$ is
 forbidden!




L03: Binary Logic

41

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

CMOS NAND Gate



A	B	Q ₁	Q ₂	Q ₃	Q ₄	Y
0	0	on	on	off	off	1
0	1	on	off	off	on	1
1	0	off	on	on	off	1
1	1	off	off	on	on	0


Truth Table

L03: Binary Logic

42

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

CMOS NOR Gate



A	B	Q ₁	Q ₂	Q ₃	Q ₄	Y
0	0	off	off	on	on	1
0	1	off	on	on	off	0
1	0	on	off	off	on	0
1	1	on	on	off	off	0

Truth Table

L03: Binary Logic

43

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Exercises

1. Obtain the truth table and draw the digital circuit for the equation $Y = A'.B' + A.B$. Have you seen that truth table before?
2. Design a three input NAND gate using a BJT, diodes, and resistors.
3. Design a three input NOR gate using MOSFETS.
4. Design a 2 input OR gate using MOSFETS.
5. Design a 2 input AND gate using MOSFETS.
6. Draw the digital circuit for the 2-input, 4-output truth table in the next slide.

L03: Binary Logic

44

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.

Exercises

Inputs		Outputs			
A	B	Y_1	Y_2	Y_3	Y_4
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

Truth Table

L03: Binary Logic

45

Copyright © 2009-2019, Jesus Calvino-Fraga. Not to be copied, used, or revised without explicit written permission from the copyright owner.