

Revision History

Changes from April 17, 2015 to February 28, 2018	Page
• Chapter 1: Introduction	95
• Chapter 2: Architecture	100
• Table 2-2: Changed table. Added Access Mode column	104
• Table 2-3: Updated Actual Size column for Flash Bus2 Interface: Customer OTP–ECC and TI OTP–ECC EEPROM Banks	106
• Table 2-6: Changed table. Corrected values in Valid RAM Groups and Valid RINFO Register Value columns	113
• Table 2-7: Changed NHET2 RAM Address Range End to 0xFF45FFFF	116
• Table 2-30: Changed Description of bits for Value = 0 (Read) to enabled	139
• Section 2.5.1.13: Added second paragraph to NOTE	140
• Table 2-34: Changed Description of GHVSR bit. Removed "on wakeup"	146
• Table 2-40: Updated MSTGENA and MINITGENA values to Ah for MSIENA = 1	152
• Table 2-44: Corrected Description of PLLMUL bit. Value = 0h is ×1, Value = 100h is ×2	156
• Table 2-53: Changed Description of PLL1_FBSLIP_FILTER_COUNT and PLL1_FBSLIP_FILTER_KEY bits	167
• Section 2.5.1.44: Changed paragraph	174
• Section 2.5.1.44: Added NOTE	174
• Section 2.5.1.45: Changed NOTE	176
• Table 2-63: Added Note to VCLK2R and VCLKR bits	176
• Section 2.5.1.48: Added NOTE	178
• Figure 2-53: Changed Reserved bits to 2-0	179
• Figure 2-53: Deleted MPMODE bit	179
• Table 2-67: Changed Description of WDRST bit. Added (DBG_RST)	179
• Table 2-67: Changed Reserved bits to 2-0	179
• Table 2-67: Deleted MPMODE bit	179
• Table 2-77: Changed Description of VCLKA4S bit for Value = 8h–Fh	188
• Table 2-78: Changed Description of PLL1_SLIP_FILTER_COUNT and PLL1_SLIP_FILTER_KEY bits	190
• Section 2.5.2.7: Changed paragraph	191
• Figure 2-65: Corrected register bit fields	191
• Table 2-80: Changed table to reflect updated register bit fields	191
• Section 2.5.2.8: Changed paragraph	192
• Figure 2-66: Corrected register bit fields	192
• Table 2-81: Changed table to reflect updated register bit fields	192
• Table 2-89: Corrected register names in Description of PROTSET bit for Value = 1 (Write)	197
• Table 2-90: Corrected register names in Description of PROTSET bit for Value = 1 (Write)	198
• Table 2-91: Corrected register names in Description of PROTSET bit for Value = 1 (Write)	198
• Table 2-92: Corrected register names in Description of PROTSET bit for Value = 1 (Write)	199
• Table 2-93: Corrected register names in Description of PROTCLR bit for Value = 1 (Write)	199
• Table 2-94: Corrected register names in Description of PROTCLR bit for Value = 1 (Write)	200
• Table 2-95: Corrected register names in Description of PROTCLR bit for Value = 1 (Write)	200
• Table 2-96: Corrected register names in Description of PROTCLR bit for Value = 1 (Write)	201
• Chapter 3: Power Management Module (PMM)	209
• Chapter 4: I/O Multiplexing and Control Module (IOMM)	239
• Table 4-7: Corrected bit value in middle column to = 1	250
• Chapter 5: F021 Flash Module Controller	267
• Section 5.1.2: Added definition for ATCM	268
• Table 5-1: Updated format	271
• Figure 5-1: Changed figure	274
• Section 5.6.2: Updated second paragraph	278
• Table 5-8: Updated Description of test modes	278
• Section 5.6.2.1: Updated eighth sentence in second paragraph. Changed ECC_MUL_ERR to ERR_PRFLG	279

• Section 5.6.2.4 : Updated second paragraph	280
• Section 5.6.2.5 : Added NOTE	281
• Section 5.6.2.5 : Updated second paragraph	281
• Section 5.6.2.6 : Updated first sentence in fourth paragraph. Changed ECC_MUL_ERR to B1_UNC_ERR	282
• Section 5.6.2.6 : Updated steps in fifth paragraph.....	282
• Table 5-9 : Updated Name of test modes	283
• Table 5-9 : Updated test mode 7. Changed ECC_MUL_ERR to B1_UNC_ERR	283
• Table 5-10 : Updated Name of test modes	283
• Table 5-10 : Updated test mode 1. Deleted D_MUL_ERR	283
• Table 5-10 : Updated test mode 1. Changed ERR_MUL_FLG to ERR_PRF_FLG	283
• Table 5-10 : Updated test mode 1. Deleted EE_D_MUL_ERR	283
• Table 5-10 : Updated test mode 1. Changed EE_ERR_MUL_FLG to EE_ERR_PRF_FLG.....	283
• Table 5-10 : Updated test mode 3. Changed EE_MAL_ERR to EE_CME	283
• Table 5-10 : Updated test mode 4. Changed EE_COM_MAL_GOOD to EE_CMG and EE_MAL_ERR to EE_CME	283
• Table 5-11 : Updated Name of test modes	284
• Table 5-14 : Changed Description of EDACMODE bit	287
• Table 5-24 : Changed Description of PROTL1DIS bit	298
• Section 5.7.22 : Added paragraph	307
• Table 5-34 : Changed Description of EMU_DMSW bit	307
• Section 5.7.23 : Added paragraph	307
• Table 5-35 : Changed Description of EMU_DLSW bit	307
• Section 5.7.24 : Added paragraph	308
• Table 5-36 : Changed Description of EMU_ECC bit	308
• Section 5.7.25 : Added paragraph	309
• Table 5-37 : Changed Description of EMU_ADDR bit	309
• Section 5.7.26 : Deleted second paragraph	310
• Table 5-38 : Updated Description of DIAG_MODE bit	310
• Section 5.7.30 : Deleted paragraph	314
• Section 5.7.35 : Changed paragraph	318
• Table 5-47 : Changed Description of EE_EDACMODE bit.....	318
• Table 5-52 : Changed Description of EE_CMG bit	323
• Table 5-52 : Added Description for bit 4, EE_CME.....	323
• Chapter 6: Tightly-Coupled RAM (TCRAM) Module	326
• Section 6.4 : Updated paragraph to include INIT_DOMAIN register	330
• Table 6-1 : Added Power Domain Enable Register (INIT_DOMAIN REG).....	332
• Section 6.7.11 : Added subsection	346
• Chapter 7: Programmable Built-In Self-Test (PBIST) Module	347
• Section 7.3.1 : Changed step 6. Deleted ROM interface clock	351
• Section 7.3.1 : Changed step 12. Deleted ROM clock.....	351
• Section 7.5 : Changed second paragraph (write 1h)	354
• Section 7.6.1 : Changed step 5. Deleted ROM interface clock	367
• Section 7.6.1 : Changed step 12. Deleted ROM clock.....	367
• Section 7.6.2 : Changed step 5. Deleted ROM interface clock	368
• Section 7.6.2 : Changed step 11. Deleted ROM clock.....	368
• Chapter 8: CPU Self-Test Controller (STC) Module	369
• Chapter 9: CPU Compare Module for Cortex-R4F (CCM-R4F)	385
• Section 9.2 : Added last sentences about the signals compared by the CCM-R4F	386
• Chapter 10: Oscillator and PLL	393
• Section 10.5 : Updated third paragraph. Changed $f_{(HCLK)}$ to $f_{(GCLK)}$	401
• Table 10-1 : Updated Frequency Limit value to $f_{(GCLK)}$ for $f_{PLL CLK}$	401
• Table 10-2 : Updated formula for NF.....	402
• Section 10.5.4 : Added last sentence to step 3 in both paragraphs.....	408
• Section 10.8 : Changed step 3, second sentence	417

• Chapter 11: Dual-Clock Comparator (DCC) Module	419
• Table 11-8: Corrected table title	431
• Table 11-11: Corrected table title	433
• Table 11-11: Changed Description of KEY bit for Value = Any other value	433
• Chapter 12: Error Signaling Module (ESM)	435
• Section 12.1.2: Changed first paragraph	436
• Table 12-14: Changed Description of INTOFFL bit for values 21h to 60h	450
• Chapter 13: Real-Time Interrupt (RTI) Module	457
• Equation 24: Corrected first equation (if RTICPUcy $\neq$ 0)	461
• Figure 13-18: Updated Read/Write value of bits to R/WP-0	475
• Figure 13-18: Updated LEGEND to include WP	475
• Chapter 14: Cyclic Redundancy Check (CRC) Controller Module	499
• Chapter 15: Vectored Interrupt Manager (VIM) Module	538
• Section 15.4: Added NOTE	546
• Figure 15-13: Corrected reset value of Interrupt Vector Table offset bits 15-9	555
• Table 15-4: Corrected Description of Interrupt Vector Table offset bits. Reads are always FFF8 2xxxh	555
• Chapter 16: Direct Memory Access Controller (DMA) Module	574
• Chapter 16: Global: Changed index pointer to offset value	574
• Section 16.2.2: Changed second bullet	576
• Figure 16-5: Updated figure (changed Index Pointer to Offset Value)	578
• Section 16.2.7: Added last two paragraphs	586
• Table 16-2: Added table. Subsequent tables renumbered	586
• Section 16.2.12: Changed fourth paragraph	590
• Table 16-21: Updated Value column for all bits. Added 20h-3Fh = Reserved	604
• Table 16-22: Updated Value column for all bits. Added 20h-3Fh = Reserved	605
• Table 16-23: Updated Value column for all bits. Added 20h-3Fh = Reserved	606
• Table 16-24: Updated Value column for all bits. Added 20h-3Fh = Reserved	607
• Table 16-33: Changed Description of LFSINTENA bit = 1h to channel is enabled	613
• Table 16-38: Changed Description of BTCINTDIS bit for Value = 0 (Read). Channel is disabled	615
• Table 16-38: Changed Description of BTCINTDIS bit for Value = 1 (Read). Channel is enabled	615
• Figure 16-48: Updated Read/Write value of bits to R/W1CP-0	616
• Figure 16-49: Updated Read/Write value of bits to R/W1CP-0	617
• Figure 16-50: Updated Read/Write value of bits to R/W1CP-0	617
• Figure 16-51: Updated Read/Write value of bits to R/W1CP-0	618
• Table 16-44: Updated Value column of FTCA bit. Added 11h-3Fh = Reserved	619
• Table 16-45: Updated Value column of LFSA bit. Added 11h-3Fh = Reserved	619
• Table 16-46: Updated Value column of HBCA bit. Added 11h-3Fh = Reserved	621
• Table 16-47: Updated Value column of BTCA bit. Added 11h-3Fh = Reserved	621
• Table 16-48: Updated Value column of FTCB bit. Added 11h-3Fh = Reserved	623
• Table 16-49: Updated Value column of LFSB bit. Added 11h-3Fh = Reserved	623
• Table 16-50: Updated Value column of HBCB bit. Added 11h-3Fh = Reserved	625
• Table 16-51: Updated Value column of BTCB bit. Added 11h-3Fh = Reserved	625
• Figure 16-71: Updated Read/Write value of bits to R/W1C-0	637
• Figure 16-71: Updated LEGEND to include W1C	637
• Table 16-63: Changed Description of bits. Added 0 (Write) = No effect	637
• Table 16-75: Changed Description of TTYPE bit. (A request triggers)	644
• Chapter 17: External Memory Interface (EMIF)	648
• Figure 17-18: Updated reset value of RR bit to 60h	686
• Chapter 18: Parameter Overlay Module (POM)	704
• Figure 18-3: Updated LEGEND to include WP	709
• Figure 18-6: Updated Read/Write value of TO bit to R/W1CP-0	711
• Figure 18-6: Updated LEGEND to include W1CP	711
• Table 18-5: Changed Description of TO bit	711

• Figure 18-7: Updated LEGEND to include WP	712
• Chapter 19: Enhanced Pulse Width Modulator (ePWM) Module	724
• Chapter 20: Enhanced Capture (eCAP) Module	851
• Chapter 21: Enhanced Quadrature Encoder Pulse (eQEP) Module	885
• Chapter 22: Analog To Digital Converter (ADC) Module	934
• Figure 22-2: Corrected Event Trigger Generation signal	936
• Figure 22-2: Corrected EXT_SEL and EXT_ENA signals	936
• Figure 22-2: Deleted EXT_nENA signal.....	936
• Section 22.2.3: Updated third and fifth sentences in third paragraph	937
• Section 22.3.3: Added last sentence (reference) to fourth paragraph	939
• Figure 22-10: Corrected bit range of the EV_CURRENT_COUNT, EV_MAX_COUNT, G1_CURRENT_COUNT, G1_MAX_COUNT, G2_CURRENT_COUNT, and G2_MAX_COUNT bits to 4-0	946
• Table 22-12: Changed Description of FRZ_EV bit. (The Event Group conversion is kept frozen while the Group1 or Group2 conversion is active.).....	976
• Table 22-13: Changed Description of FRZ_G1 bit. (The Group1 conversion is kept frozen while the Event Group or Group2 conversion is active.).....	979
• Table 22-14: Changed Description of FRZ_G2 bit. (The Group2 conversion is kept frozen while the Event Group or Group1 conversion is active.).....	982
• Figure 22-52: Changed RESERVED bits to 31-24 and G2_SEL bits to 23-0	1013
• Table 22-40: Changed RESERVED bits to 31-24 and G2_SEL bits to 23-0	1013
• Chapter 23: High-End Timer (N2HET) Module	1071
• Section 23.2.5.4: Changed first sentence	1091
• Table 23-9: Changed Pull Control and Input Buffer = Enabled when device is under reset.....	1103
• Section 23.2.9: Updated first paragraph	1108
• Section 23.3.2: Added Hardware Angle Generator (HWAG) subsection. Subsequent figures and tables renumbered	1113
• Table 23-26: Changed Description of HETPRY bit.....	1144
• Section 23.5: Added HWAG Registers section. Subsequent section, figures, and tables renumbered.....	1162
• Section 23.6.3.8: Updated Description of CNT instruction. The data field [D31:7] is incremented unconditionally on each execution of the instruction	1204
• Section 23.6.3.19: Updated Description of RCNT instruction. For example, choosing M = 100 allows the input period to be expressed as a percentage (%) of the reference period	1236
• Chapter 24: High-End Timer Transfer Unit (HTU) Module	1249
• Section 24.2: Updated third bullet in fifth paragraph. Added per request	1252
• Section 24.2: Added fourth bullet in fifth paragraph.....	1252
• Section 24.2.4.1: Updated first sentence in third paragraph	1259
• Section 24.2.4.1: Updated fourth sentence in seventh paragraph. If the signal frequency would increase, then a wrong pair [22,23] could be read	1260
• Figure 24-13: Changed position of third rising edge in waveform.....	1263
• Table 24-24: Corrected bit range of the Reserved bit to 31-10 and the INTTYPE0 bit to 9-8.....	1276
• Table 24-25: Corrected bit range of the Reserved bit to 31-10 and the INTTYPE1 bit to 9-8.....	1277
• Section 24.5.7: Updated paragraph	1298
• Table 24-49: Corrected table title.....	1298
• Chapter 25: General-Purpose Input/Output (GPIO) Module	1301
• Table 25-22: Changed Pull Control = Enabled when device is under reset	1327
• Chapter 26: Controller Area Network (DCAN) Module	1328
• Section 26.3.2.3: Changed $t_q = 1 \mu s$	1335
• Section 26.16: Changed subsection	1363
• Table 26-6: Added Core Release Register.....	1363
• Table 26-9: Updated Description of REC bit (Values from 0 to 127)	1369
• Table 26-11: Corrected Value column range of Int1ID and Int0ID bits to 1h-40h.....	1371
• Table 26-13: Corrected Value column range of Message Number bit to 1h-FFh	1373
• Table 26-13: Updated Description of Message Number bit. Only values 1h-40h are valid. Values 41h-FFh are invalid.....	1373
• Section 26.17.8: Added subsection. Subsequent subsections, figures, and tables renumbered	1373
• Table 26-21: Corrected Value column range of Message Number bit to 1h-40h	1384

• Section 26.17.24 : Changed sixth paragraph	1391
• Table 26-31 : Changed the Func Bit description for Value = 1. (as an input to receive CAN data)	1399
• Chapter 27: Multi-Buffered Serial Peripheral Interface Module (MibSPI) with Parallel Pin Option (MibSPIP)....	1401
• Chapter 27 : Global: Changed SPI SCS to SPIC S	1401
• Section 27.2 : Changed first sentence in second paragraph	1403
• Section 27.2 : Added NOTE.....	1403
• Table 27-1 : Changed SPIENA enabled description in Slave Mode	1404
• Figure 27-6 : Corrected figure title	1410
• Figure 27-6 : Corrected bits D11-D8 to 1110	1410
• Figure 27-7 : Corrected figure title	1410
• Section 27.2.9 : Updated first two paragraphs.....	1414
• Section 27.8.1 : Changed second sentence	1430
• Section 27.8.1 : Changed second sentence	1431
• Section 27.9 : Global: Updated all VBUSPCLK signals to VCLK	1432
• Table 27-9 : Changed Description of CLKMOD bit for Value = 1. (SPIENA is an input.).....	1434
• Table 27-14 : Corrected Description of SIMODIR0 bit.....	1442
• Section 27.9.16 : Added NOTE	1455
• Table 27-23 : Updated Description of CSNR and TXDATA bits	1455
• Table 27-24 : Added table. Subsequent tables renumbered	1457
• Table 27-25 : Corrected Description of RXEMPTY bit. (SPIBUF to RXDATA).....	1458
• Table 27-27 : Corrected Value column for all bits to 0-FFh.....	1460
• Table 27-27 : Updated Description of C2TDELAY bit. Deleted first NOTE	1460
• Table 27-35 : Updated bit Descriptions to clarify register bit number corresponding to TG number	1474
• Table 27-36 : Updated bit Descriptions to clarify register bit number corresponding to TG number	1475
• Table 27-36 : Changed Description of CLRINTENRDY and CLRINTENSUS bits for Value = 1 (Write). The interrupt does not get generated	1475
• Table 27-37 : Updated bit Descriptions to clarify register bit number corresponding to TG number	1476
• Table 27-38 : Updated bit Descriptions to clarify register bit number corresponding to TG number	1477
• Table 27-38 : Changed Description of CLRINTLVLRDY and CLRINTLVLSUS bits for Value = 1 (Write). Clear the TGx interrupt INTO.....	1477
• Table 27-39 : Updated bit Descriptions to clarify register bit number corresponding to TG number	1478
• Table 27-40 : Changed Description of TICKENA bit for Value = 1. Deleted second sentence	1479
• Table 27-41 : Changed Note in LPEND bit	1480
• Figure 27-74 : Changed format	1494
• Figure 27-75 : Changed format	1496
• Section 27.10.3 : Added NOTE	1500
• Table 27-55 : Updated Description of CSHOLD and TXDATA bits	1500
• Table 27-56 : Added table. Subsequent tables renumbered	1502
• Table 27-57 : Corrected bits descriptions (SPIBUF to RXRAM)	1503
• Chapter 28: Serial Communication Interface (SCI)/Local Interconnect Network (LIN) Module	1512
• Section 28.4.1 : Changed third paragraph	1529
• Section 28.4.2 : Changed second sentence in second paragraph.....	1529
• Section 28.5 : Updated both paragraphs	1530
• Section 28.5 : Updated procedure in second paragraph	1530
• Section 28.5.1.1 : Updated first and last paragraphs	1530
• Section 28.5.1.2 : Updated paragraph	1531
• Section 28.5.2.1 : Updated first and last paragraphs	1531
• Section 28.5.2.1 : Changed number 2 in second paragraph to Transmit Interrupt	1531
• Section 28.5.2.2 : Updated paragraph	1531
• Section 28.10 : Updated paragraph	1552
• Section 28.10 : Updated procedure	1552
• Section 28.10.1.1 : Updated first and last paragraphs.....	1552
• Section 28.10.1.2 : Updated paragraph	1553
• Section 28.10.2.1 : Updated first and last paragraphs.....	1553

• Section 28.10.2.1 : Changed number 2 in second paragraph to Transmit Interrupt.....	1553
• Section 28.10.2.2 : Updated paragraph	1554
• Table 28-27 : Corrected bit name in Note to SET TX INT	1590
• Section 28.14.2 : Changed first bullet.....	1606
• Table 28-48 : Changed Pull Control = Enabled when device is under reset	1607
• Chapter 29: Serial Communication Interface (SCI) Module	1608
• Equation 57 : Updated equation. Changed VBUSPCLK to VCLK	1613
• Equation 58 : Updated equation. Changed VBUSPCLK to VCLK	1613
• Section 29.5 : Updated both paragraphs	1620
• Section 29.5 : Updated procedure in second paragraph	1620
• Section 29.5.1 : Updated last paragraph	1620
• Section 29.5.2 : Updated last paragraph	1621
• Section 29.5.2 : Changed number 2 in second paragraph to Transmit Interrupt	1621
• Equation 59 : Updated equation. Changed VBUSPCLK to VCLK	1641
• Equation 60 : Updated equation. Changed VBUSPCLK to VCLK	1641
• Section 29.8.2 : Changed first bullet	1653
• Table 29-33 : Changed Pull Control = Enabled when device is under reset	1654
• Chapter 30: Inter-Integrated Circuit (I2C) Module	1655
• Table 30-7 : Changed fourth paragraph in Description of XSMT bit.....	1674
• Section 30.6.21 : Changed paragraph.....	1688
• Section 30.6.22 : Changed paragraph.....	1689
• Section 30.6.23 : Changed paragraph.....	1689
• Table 30-32 : Updated Description of SDAPDR and SCLPDR bits. 0 = enabled; 1 = disabled	1689
• Section 30.6.24 : Changed paragraph.....	1690
• Section 30.6.25 : Changed paragraph.....	1690
• Table 30-35 : Changed Pull Control = Enabled when device is under reset	1691
• Chapter 31: EMAC/MDIO Module	1693
• Figure 31-7 : Added figure. Subsequent figures renumbered	1705
• Figure 31-8 : Added figure. Subsequent figures renumbered	1706
• Figure 31-9 : Added figure. Subsequent figures renumbered	1707
• Table 31-68 : Changed Description of GMIIEN bit.....	1793
• Chapter 32: Universal Serial Bus (USB)	1816
• Table 32-57 : Corrected signal names (GZO, VP, and VM)	1939
• Chapter 33: eFuse Controller	1943

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated