


Address Translation

Protection and Performance

Hammurabi Mendes Fall 18


Superpages



Superpages

Use one entry to map a single 1GB chunk


without allocating the $2^9 \times 2^9$ entries (2^9 tables) underneath



Superpages

Use one entry to map a single 1GB chunk

without allocating the $2^9 \times 2^9$ entries (2^9 tables) underneath



• CPU capabilities:

- CPU capabilities:
 - 2.5GHz = 2500000000 cycles/s

- CPU capabilities:
 - 2.5GHz = 2500000000 cycles/s
 - Instructions per cycle: ~2

- CPU capabilities:
 - 2.5GHz = 2500000000 cycles/s
 - Instructions per cycle: ~2
- Perspective on memory access cost*:

- CPU capabilities:
 - 2.5GHz = 2500000000 cycles/s
 - Instructions per cycle: ~2
- Perspective on memory access cost*:
 - CPU Internal Registers: 1 cycle


- CPU capabilities:
 - 2.5GHz = 2500000000 cycles/s
 - Instructions per cycle: ~2
- Perspective on memory access cost*:
 - CPU Internal Registers: 1 cycle
 - Main memory: 65ns (~150 cycles)

- CPU capabilities:
 - 2.5GHz = 2500000000 cycles/s
 - Instructions per cycle: ~2
- Perspective on memory access cost*:
 - CPU Internal Registers: 1 cycle
 - Main memory: 65ns (~150 cycles)
- Address translation


- CPU capabilities:
 - 2.5GHz = 2500000000 cycles/s
 - Instructions per cycle: ~2
- Perspective on memory access cost*:
 - CPU Internal Registers: 1 cycle
 - Main memory: 65ns (~150 cycles)
- Address translation
 - Consulting page tables makes memory references cost 3 or 4 times as much (600 cycles!)

* Rough numbers on Intel Sandy Bridge line


So Far...




Caching: TLB




Caching: TLB




TLB Operation



TLB Operation



TLB Operation



• If the page is not in the TLB

- If the page is not in the TLB
 - x86 and ARM will look into the page tables and load it!

- If the page is not in the TLB
 - x86 and ARM will look into the page tables and load it!
 - Hardware-loading of the TLB

- If the page is not in the TLB
 - x86 and ARM will look into the page tables and load it!
 - Hardware-loading of the TLB (x86:"thank you, CR3")

- If the page is not in the TLB
 - x86 and ARM will look into the page tables and load it!
 - Hardware-loading of the TLB (x86:"thank you, CR3")
 - MIPS will generate an OS trap

- If the page is not in the TLB
 - x86 and ARM will look into the page tables and load it!
 - Hardware-loading of the TLB (x86:"thank you, CR3")
 - MIPS will generate an OS trap
 - OS handler responsible for software-loading the TLB

- If the page is not in the TLB
 - x86 and ARM will look into the page tables and load it!
 - Hardware-loading of the TLB (x86:"thank you, CR3")
 - MIPS will generate an OS trap
 - OS handler responsible for software-loading the TLB
- Q: Which TLB entry is replaced when it is full?

- If the page is not in the TLB
 - x86 and ARM will look into the page tables and load it!
 - Hardware-loading of the TLB (x86: "thank you, CR3")
 - MIPS will generate an OS trap
 - OS handler responsible for software-loading the TLB
- Q: Which TLB entry is replaced when it is full?
 - Replacement policy

- If the page is not in the TLB
 - x86 and ARM will look into the page tables and load it!
 - Hardware-loading of the TLB (x86:"thank you, CR3")
 - MIPS will generate an OS trap
 - OS handler responsible for software-loading the TLB
- Q: Which TLB entry is replaced when it is full?
 - Replacement policy
 - LRU least recently used (note the practical implementation considerations)

- Typical size on desktops:
 - Low hundreds of entries

- Typical size on desktops:
 - Low hundreds of entries

- Tricky Q: How does hardware enforces LRU?
 - It doesn't. Usually hardware implements NRU
 - Not recently used: set a timestamp for each entry and retire old entries

• Q: What happens when context-switch?

- Q: What happens when context-switch?
 - Bunch of irrelevant entries in the TLB

- Q: What happens when context-switch?
 - Bunch of irrelevant entries in the TLB
- Q: How do we fix it?

- Q: What happens when context-switch?
 - Bunch of irrelevant entries in the TLB
- Q: How do we fix it?
 - Flush the TLB

- Q: What happens when context-switch?
 - Bunch of irrelevant entries in the TLB
- Q: How do we fix it?
 - Flush the TLB
- Q: What if a page has permissions changed?

- Q: What happens when context-switch?
 - Bunch of irrelevant entries in the TLB
- Q: How do we fix it?
 - Flush the TLB
- Q: What if a page has permissions changed?
 - Make sure that the entry is not in the TLB

- Q: What happens when context-switch?
 - Bunch of irrelevant entries in the TLB
- Q: How do we fix it?
 - Flush the TLB
- Q: What if a page has permissions changed?
 - Make sure that the entry is not in the TLB
 - Or fix it

 In a multiprocessor, each CPU has its own TLB, and we want to keep them with same contents

• **Q:** Why?

- **Q:** Why?
 - Process migration

- Q: Why?
 - Process migration
- **Q:** How?


- **Q:** Why?
 - Process migration
- **Q:** How?
 - Hardware protocol TLB shootdown:

- Q: Why?
 - Process migration
- **Q:** How?
 - Hardware protocol TLB shootdown:
 - Stops the CPU, requests that other CPUs change or invalidate their entries, restarts the CPU


- Q: Why?
 - Process migration
- **Q:** How?
 - Hardware protocol TLB shootdown:
 - Stops the CPU, requests that other CPUs change or invalidate their entries, restarts the CPU
 - Injury: it's slow

- Q: Why?
 - Process migration
- **Q:** How?
 - Hardware protocol TLB shootdown:
 - Stops the CPU, requests that other CPUs change or invalidate their entries, restarts the CPU
 - Injury: it's slow
 - Insult: the more the #CPUs, the worse the problem


Virtually-Addressed Caches



Virtually-Addressed Caches




Physically-Addressed Caches



Physically-Addressed Caches

Trick: <u>pin</u> the most used page tables here! Translation done on-chip even with TLB misses!



Big Question: How efficient are caches?

Big Question: How efficient are caches?

They are incredibly efficient

• Consider a 65ns memory access time

- Consider a 65ns memory access time
- Consider a 1ns TLB lookup time

- Consider a 65ns memory access time
- Consider a 1ns TLB lookup time

- Consider a 65ns memory access time
- Consider a 1ns TLB lookup time

- With a TLB hit ratio of 80% (very low):
 - $(65+1) \times 0.8 + (4*65+1) \times 0.2 = 105$ ns

- Consider a 65ns memory access time
- Consider a 1ns TLB lookup time

- With a TLB hit ratio of 80% (very low):
 - $(65+1) \times 0.8 + (4*65+1) \times 0.2 = 105$ ns

- With a TLB hit ratio of 98% (typical):
 - $(65+1) \times 0.98 + (4*65+1) \times 0.02 = 69.9 \text{ns}$

Fim

*all images belong to their copyright owners, including the Computer History Museum, Wikipedia/Youtube users, or Recursive Books