

# LECTURE 1

## Hardware org. of a Computer





## VON NEUMANN ARCHITECTURE TextBook 1; 1.3

- · The most basic setup of computer designed first in 1946 forms the foundation of even current day machines.
- · Characterized by:


#### HARDWARE

- 2. main memory system 8. au 1/0 system


#### ROCESS

- 1. Data & instructions stored in single read-vorite memory i.e. No disk only RAM
- 2. Content of memory addressable by location. Data type not considered 3. Sequentially executed instructions (unless explicitly specified)
  i.e. No parellel processing
- Single path (bus) blus CPU & Main Memory
  b at a time either data flows from Memory to CPU or vice versa
  b Called von Neumann Bottleneck
  since throughput (or data transfer pate) is low.

-> To hesolve the bottleneck, they came up with



a machine behaves when we give it an - Now we see how instruction.



FETCH CYCLE





Figure 3.2 Computer Components: Top-Level View



#### INTERRUPT CYCLE

Now, ne see what happens when it faces an interruption.

Almost all machine components can generale an INTERRUPT.

Classes of Enterrupt:

Classes of Interrupt:

1. Program: mostly occurs in the course of an instruction execution.

ex: division by zero, arithmetic overflow, reference outside

a user's allowed nemory

d. Timer: Generated by a timer within processor.

allows 0s to perform regularly scheduled tasks.

3. I/o: Generated by an 1/o controller

ex: signal a normal completion of ops, regular service from processor.


4. Hardware Failure: Generated by Say power failure or check bit expay in RAM

(also Called Memory parity error)


## of Interrupts are created to 1 efficiency

How ?? A processor is usually faster than any external component. Say processor has to transfer data to printer noing Instruction cycle. After each write, processor must pause for printer to catch up. Precious processing line is wooted. Interrupt is designed to allow processor to mene on to next Inst (Instruction) while printer is trudging along

Program flow without Interrupte



## Program with Interrupts



(b) Interrupts; short I/O wait

## Transfer of lantrol during Interrupts




Figure 3.8 Transfer of Control via Interrupts

- → The Operating System / processor handles the whole interruption process
- -> An interrupt cycle is added to inst. cycle (next page for new chatediagram)
- -> Now processor actively checks if any interrupt Lignal is present if not, next operand is fetched & it carries on.

else if interrupt signal is detected

- #1. Suspend current prog. exec.
- #2. Save its context i.e. next inst. address & any other processor parameter
- #3. Sets prog. counter to starting address of interrupt handler




Figure 3.12 Instruction Cycle State Diagram, with Interrupts


-> Now g @ Fetch cycle begins for instructions in Interrupt handler. be termines the type of interrupt Knows what to do.

1 Execute cycle runs to process interrupt

(11) Control goes back to processor, where it retrieves the saved content & resumes processing.

\* For multiple interrupts, they are put in a queue. Processor services them by various scheduling algo (To BE COVERED LATER)

Memory hierrarchy




- · faster access time, greater cost per bit · Greater capacity, Smaller cost per bit · Greater capacity, Slower acces time
- · Hence smaller & faster memories Serve as registers, buffers within the processors & located closer to the CPV as compared to bigger memory / disks

## Operating Systems Class slides

- Bunch of Software program that acts as a go-between the machine queer
- · Kernel The one prog. Hat's always running on the machine energhing else is either Lys prog. (part of OS) or app. programs. · bookstrop prog loaded at peneer up from ROM / EPROM a.K.a firmware

  - initializes the whole machine
  - boads OS Kernel & starts its exec.
- · Dual mode 909.
- Wer mode -> mode bit = 1
- user prog. exec. in this mode
- -> Some niemony areas are protected from user access
- -> certain instructions can't be exec in this mode

- Kernel mode
- mode bit =0
- → sys. calls usually exec. in this
- -> protected memory area is accessible
- priveleged instructions can be



- END-