

PSoC® Creator™ Project Datasheet for LOCK

Creation Time: 10/15/2018 19:18:55

User: SONGLIANJIE\windows7

Project: LOCK Tool: PSoC Creator 4.2

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intl): 408.943.2600

http://www.cypress.com



Copyright

Copyright © 2018 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

Trademarks

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Philips I2C Patent Rights

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

Disclaimer

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of a Cypress product in a life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Flash Code Protection

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.



Table of Contents

1 Overview	
2 Pins	3
2.1 Hardware Pins	
2.2 Hardware Ports	6
2.3 Software Pins	8
3 System Settings	
3.1 System Configuration.	10
3.2 System Debug Settings	
3.3 System Operating Conditions	
4 Clocks	11
4.1 System Clocks	12
4.2 Local and Design Wide Clocks	
5 Interrupts	
5.1 Interrupts	
6 Flash Memory	
7 Design Contents	
7.1 Schematic Sheet: UART	16
7.2 Schematic Sheet: SPI	17
7.3 Schematic Sheet: I2C	
7.4 Schematic Sheet: TUCH	
7.5 Schematic Sheet: ADC	
7.6 Schematic Sheet: VOICE	21
7.7 Schematic Sheet: GPIO_INT	22
7.8 Schematic Sheet: RTC	23
7.9 Schematic Sheet: EEPROM	24
8 Components	25
8.1 Component type: ADC_SAR_SEQ_P4 [v2.50]	25
8.1.1 Instance ADC	25
8.2 Component type: CapSense_P4 [v5.0]	26
8.2.1 Instance CapSense	26
8.3 Component type: Em_EEPROM [v2.0]	35
8.3.1 Instance Em_EEPROM	
8.4 Component type: OpAmp_P4 [v1.20]	36
8.4.1 Instance Opamp_Bat	36
8.4.2 Instance Opamp_Rf	36
8.5 Component type: RTC_P4 [v1.30]	37
8.5.1 Instance RTC_1	37
8.6 Component type: SCB_P4 [v4.0]	39
8.6.1 Instance SPI_0_OLED_FLASH	39
8.6.2 Instance SPI_1_CARD	53
8.6.3 Instance UART_0_FPC	
8.6.4 Instance UART_1_BLE	
8.6.5 Instance UART_2_EXT	98
9 Other Resources	114



1 Overview

PSoC 4200S family is one of the smaller members of the PSoC 4 family of devices and is upward compatible with larger members of PSoC 4.

- High-performance, 32-bit single cycle Cortex-M0 CPU core
- Capacitive touch sensing (CapSense®)
- Configurable Timer/Counter/PWM block
- Two current sourcing/sinking DACs (IDACs)
- Comparator with 1.2 V reference
- Configurable I2C block with master, slave, and multi-master operating modes
- Low-power operating modes including Sleep and Deep-Sleep

Figure 1 shows the major components of a typical <u>PSoC 4100S Plus</u> series member PSoC 4 device. For details on all the systems listed above, please refer to the <u>PSoC 4 Technical Reference Manual</u>.




Figure 1. PSoC 4100S Plus Device Series Block Diagram



Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

Name	Value
Part Number	CY8C4147AZI-S455
Package Name	64-TQFP
Family	PSoC 4
Series	PSoC 4100S Plus
Max CPU speed (MHz)	48
Flash size (kB)	128
SRAM size (kB)	16
Vdd range (V)	1.71 to 5.5
Automotive qualified	No (Industrial Grade Only)
Temp range (Celsius)	-40 to 85

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by HFCLK, listed in the <u>System Clocks</u> section below.

Table 2 lists the device resources that this design uses:

Table 2. Device Resources


Resource Type	Used	Free	Max	% Used
Interrupts	8	20	28	28.57 %
Ю	54	0	54	100.00 %
Segment LCD	0	1	1	0.00 %
CapSense	1	0	1	100.00 %
Die Temp	0	1	1	0.00 %
Serial Communication (SCB)	5	0	5	100.00 %
DMA Channels	0	8	8	0.00 %
Timer/Counter/PWM	0	8	8	0.00 %
Crypto	0	1	1	0.00 %
Smart IO Ports	0	3	3	0.00 %
Comparator/Opamp	2	0	2	100.00 %
Comparator	1	0	1	100.00 %
LP Comparator	0	2	2	0.00 %
SAR ADC	1	0	1	100.00 %
DAC				
7-bit IDAC	2	0	2	100.00 %



2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout





2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

Pin	Port	Name	Type	Drive Mode
1	P1[7]	VOICE_DATA	Software In/Out	Res pull up
2	P2[0]	\SPI_0_OLED_FLASH:mosi_m\	Dgtl Out	Strong drive
3	P2[1]	\SPI_0_OLED_FLASH:miso_m\	Dgtl In	HiZ digital
4	P2[2]	\SPI_0_OLED_FLASH:sclk_m\	Dgtl Out	Strong drive
5	P2[3]	\SPI_0_OLED_FLASH:ss0_m\	Dgtl Out	Strong drive
6	P2[4]	\SPI_0_OLED_FLASH:ss1_m\	Dgtl Out	Strong drive
7	P2[5]	BAT_ADC	Analog	HiZ analog
8	P2[6]	MOTO_ADC	Analog	HiZ analog
9	P2[7]	RF_ADC	Analog	HiZ analog
10	VSSD	VSSD	Power	
12	P6[0]	\UART_0_FPC:rx\	Dgtl In	HiZ digital
13	P6[1]	\UART_0_FPC:tx\	Dgtl Out	Strong drive
14	P6[2]	\CapSense:Sns[11]\	Analog	HiZ analog
15	P6[4]	\CapSense:Sns[10]\	Analog	HiZ analog
16	P6[5]	\CapSense:Sns[9]\	Analog	HiZ analog
17	VSSD	VSSD	Power	
18	P3[0]	\CapSense:Sns[8]\	Analog	HiZ analog
19	P3[1]	\CapSense:Sns[7]\	Analog	HiZ analog
20	P3[2]	Debug:SWD_IO	Reserved	
21	P3[3]	Debug:SWD_CK	Reserved	
22	P3[4]	\CapSense:Sns[6]\	Analog	HiZ analog
23	P3[5]	\CapSense:Sns[5]\	Analog	HiZ analog
24	P3[6]	\CapSense:Sns[4]\	Analog	HiZ analog
25	P3[7]	\CapSense:Sns[3]\	Analog	HiZ analog
26	VDDD	VDDD	Power	
27	P4[0]	\CapSense:Sns[1]\	Analog	HiZ analog
28	P4[1]	\CapSense:Sns[2]\	Analog	HiZ analog
29	P4[2]	\CapSense:Cmod\	Analog	HiZ analog
30	P4[3]	\CapSense:Sns[0]\	Analog	HiZ analog
31	P4[4]	\SPI_1_CARD:mosi_m\	Dgtl Out	Strong drive
32	P4[5]	\SPI_1_CARD:miso_m\	Dgtl In	HiZ digital
33	P4[6]	\SPI_1_CARD:sclk_m\	Dgtl Out	Strong drive
34	P4[7]	\SPI_1_CARD:ss0_m\	Dgtl Out	Strong drive
35	P5[6]	VOICE_BUSY	Software In/Out	Res pull up
36	P5[7]	I2C_ST	Software In/Out	Res pull down
37	P7[0]	I2C_SDA	Software In/Out	Res pull up
38	P7[1]	I2C_SCL	Software In/Out	Strong drive
39	P0[0]	LOCK_INT[0]	Software In/Out	HiZ digital
40	P0[1]	LOCK_INT[1]	Software In/Out	HiZ digital



Pin	Port	Name	Type	Drive Mode
41	P0[2]	LOCK_INT[2]	Software In/Out	HiZ digital
42	P0[3]	LOCK_INT[3]	Software In/Out	HiZ digital
43	P0[4]	XTAL 32kHz:Xi	Reserved	
44	P0[5]	XTAL 32kHz:Xo	Reserved	
45	P0[6]	OP1_INT	Software In/Out	HiZ digital
46	P0[7]	TEST	Software In/Out	Strong drive
47	XRES	XRES	Dedicated	
48	VCCD	VCCD	Power	
49	VSSD	VSSD	Power	
50	VDDD	VDDD	Power	
51	P5[0]	\UART_2_EXT:rx\	Dgtl In	HiZ digital
52	P5[1]	\UART_2_EXT:tx\	Dgtl Out	Strong drive
53	P5[2]	OP3_INT	Software In/Out	HiZ digital
54	P5[3]	OLED_DC	Software In/Out	Strong drive
55	P5[5]	CARD_RESET	Software In/Out	Strong drive
56	VDDA	VDDA	Power	
57	VSSA	VSSA	Power	
58	P1[0]	\UART_1_BLE:rx\	Dgtl In	HiZ digital
59	P1[1]	\UART_1_BLE:tx\	Dgtl Out	Strong drive
60	P1[2]	GPIO_ISR1[0]	Software In/Out	HiZ digital
61	P1[3]	GPIO_ISR1[1]	Software In/Out	Res pull up
62	P1[4]	GPIO_ISR1[2]	Software In/Out	Res pull up
63	P1[5]	GPIO_ISR1[3]	Software In/Out	HiZ digital
64	P1[6]	COVER_CHK_INT	Software In/Out	HiZ digital

Abbreviations used in Table 3 have the following meanings:

- Res pull up = Resistive pull up
- Dgtl Out = Digital Output
- Dgtl In = Digital Input
- HiZ digital = High impedance digital
- HiZ analog = High impedance analog
- Res pull down = Resistive pull down



2.2 Hardware Ports

Table 4 contains information about the pins on this device in device port order. (No connection ["n/c"], power and dedicated pins have been omitted.)

Table 4. Device Ports

Port	Pin	Name	Type	Drive Mode
P0[0]	39	LOCK_INT[0]	Software In/Out	HiZ digital
P0[1]	40	LOCK_INT[1]	Software In/Out	HiZ digital
P0[2]	41	LOCK_INT[2]	Software In/Out	HiZ digital
P0[3]	42	LOCK_INT[3]	Software In/Out	HiZ digital
P0[4]	43	XTAL 32kHz:Xi	Reserved	
P0[5]	44	XTAL 32kHz:Xo	Reserved	
P0[6]	45	OP1_INT	Software In/Out	HiZ digital
P0[7]	46	TEST	Software In/Out	Strong drive
P1[0]	58	\UART_1_BLE:rx\	Dgtl In	HiZ digital
P1[1]	59	\UART_1_BLE:tx\	Dgtl Out	Strong drive
P1[2]	60	GPIO_ISR1[0]	Software In/Out	HiZ digital
P1[3]	61	GPIO_ISR1[1]	Software In/Out	Res pull up
P1[4]	62	GPIO_ISR1[2]	Software In/Out	Res pull up
P1[5]	63	GPIO_ISR1[3]	Software In/Out	HiZ digital
P1[6]	64	COVER_CHK_INT	Software In/Out	HiZ digital
P1[7]	1	VOICE_DATA	Software In/Out	Res pull up
P2[0]	2	\SPI_0_OLED_FLASH:mosi_m\	Dgtl Out	Strong drive
P2[1]	3	\SPI_0_OLED_FLASH:miso_m\	Dgtl In	HiZ digital
P2[2]	4	\SPI_0_OLED_FLASH:sclk_m\	Dgtl Out	Strong drive
P2[3]	5	\SPI_0_OLED_FLASH:ss0_m\	Dgtl Out	Strong drive
P2[4]	6	\SPI_0_OLED_FLASH:ss1_m\	Dgtl Out	Strong drive
P2[5]	7	BAT_ADC	Analog	HiZ analog
P2[6]	8	MOTO_ADC	Analog	HiZ analog
P2[7]	9	RF_ADC	Analog	HiZ analog
P3[0]	18	\CapSense:Sns[8]\	Analog	HiZ analog
P3[1]	19	\CapSense:Sns[7]\	Analog	HiZ analog
P3[2]	20	Debug:SWD_IO	Reserved	
P3[3]	21	Debug:SWD_CK	Reserved	
P3[4]	22	\CapSense:Sns[6]\	Analog	HiZ analog
P3[5]	23	\CapSense:Sns[5]\	Analog	HiZ analog
P3[6]	24	\CapSense:Sns[4]\	Analog	HiZ analog
P3[7]	25	\CapSense:Sns[3]\	Analog	HiZ analog
P4[0]	27	\CapSense:Sns[1]\	Analog	HiZ analog
P4[1]	28	\CapSense:Sns[2]\	Analog	HiZ analog
P4[2]	29	\CapSense:Cmod\	Analog	HiZ analog



Port	Pin	Name	Type	Drive Mode
P4[3]	30	\CapSense:Sns[0]\	Analog	HiZ analog
P4[4]	31	\SPI_1_CARD:mosi_m\	Dgtl Out	Strong drive
P4[5]	32	\SPI_1_CARD:miso_m\	Dgtl In	HiZ digital
P4[6]	33	\SPI_1_CARD:sclk_m\	Dgtl Out	Strong drive
P4[7]	34	\SPI_1_CARD:ss0_m\	Dgtl Out	Strong drive
P5[0]	51	\UART_2_EXT:rx\	Dgtl In	HiZ digital
P5[1]	52	\UART_2_EXT:tx\	Dgtl Out	Strong drive
P5[2]	53	OP3_INT	Software In/Out	HiZ digital
P5[3]	54	OLED_DC	Software In/Out	Strong drive
P5[5]	55	CARD_RESET	Software In/Out	Strong drive
P5[6]	35	VOICE_BUSY	Software In/Out	Res pull up
P5[7]	36	I2C_ST	Software In/Out	Res pull down
P6[0]	12	\UART_0_FPC:rx\	Dgtl In	HiZ digital
P6[1]	13	\UART_0_FPC:tx\	Dgtl Out	Strong drive
P6[2]	14	\CapSense:Sns[11]\	Analog	HiZ analog
P6[4]	15	\CapSense:Sns[10]\	Analog	HiZ analog
P6[5]	16	\CapSense:Sns[9]\	Analog	HiZ analog
P7[0]	37	I2C_SDA	Software In/Out	Res pull up
P7[1]	38	I2C_SCL	Software In/Out	Strong drive

Abbreviations used in Table 4 have the following meanings:

- HiZ digital = High impedance digital
- Dgtl In = Digital Input
- Dgtl Out = Digital Output
- Res pull up = Resistive pull up
- HiZ analog = High impedance analog
- Res pull down = Resistive pull down



2.3 Software Pins

Table 5 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 5. Software Pins

Name	Port	Type
\CapSense:Cmod\	P4[2]	Analog
\CapSense:Sns[0]\	P4[3]	Analog
\CapSense:Sns[1]\	P4[0]	Analog
\CapSense:Sns[10]\	P6[4]	Analog
\CapSense:Sns[11]\	P6[2]	Analog
\CapSense:Sns[2]\	P4[1]	Analog
\CapSense:Sns[3]\	P3[7]	Analog
\CapSense:Sns[4]\	P3[6]	Analog
\CapSense:Sns[5]\	P3[5]	Analog
\CapSense:Sns[6]\	P3[4]	Analog
\CapSense:Sns[7]\	P3[1]	Analog
\CapSense:Sns[8]\	P3[0]	Analog
\CapSense:Sns[9]\	P6[5]	Analog
\SPI 0 OLED FLASH:miso m\	P2[1]	Dgtl In
\SPI 0 OLED FLASH:mosi m\	P2[0]	Dgtl Out
\SPI 0 OLED FLASH:sclk m\	P2[2]	Dgtl Out
\SPI 0 OLED FLASH:ss0 m\	P2[3]	Dgtl Out
\SPI 0 OLED FLASH:ss1 m\	P2[4]	Dgtl Out
\SPI_1_CARD:miso_m\	P4[5]	Dgtl In
\SPI 1 CARD:mosi m\	P4[4]	Dgtl Out
\SPI 1 CARD:sclk m\	P4[6]	Dgtl Out
\SPI 1 CARD:ss0 m\	P4[7]	Dgtl Out
\UART 0 FPC:rx\	P6[0]	Dgtl In
\UART 0 FPC:tx\	P6[1]	Dgtl Out
\UART 1 BLE:rx\	P1[0]	Dgtl In
\UART 1 BLE:tx\	P1[1]	Dgtl Out
\UART 2 EXT:rx\	P5[0]	Dgtl In
\UART 2 EXT:tx\	P5[1]	Dgtl Out
BAT ADC	P2[5]	Analog
CARD_RESET	P5[5]	Software
_		In/Out
COVER_CHK_INT	P1[6]	Software
		In/Out
Debug:SWD_CK	P3[3]	Reserved
Debug:SWD_IO	P3[2]	Reserved
GPIO_ISR1[0]	P1[2]	Software
		In/Out
GPIO_ISR1[1]	P1[3]	Software
0010 100 1701	D4543	In/Out
GPIO_ISR1[2]	P1[4]	Software
CDIO ISDAIN	D4[6]	In/Out
GPIO_ISR1[3]	P1[5]	Software In/Out
I2C_SCL	P7[1]	Software
120_30L	[[,[,]	In/Out
		117000



Name	Port	Type
I2C_SDA	P7[0]	Software In/Out
I2C_ST	P5[7]	Software In/Out
LOCK_INT[0]	P0[0]	Software In/Out
LOCK_INT[1]	P0[1]	Software In/Out
LOCK_INT[2]	P0[2]	Software In/Out
LOCK_INT[3]	P0[3]	Software In/Out
MOTO_ADC	P2[6]	Analog
OLED_DC	P5[3]	Software In/Out
OP1_INT	P0[6]	Software In/Out
OP3_INT	P5[2]	Software In/Out
RF_ADC	P2[7]	Analog
TEST	P0[7]	Software In/Out
VOICE_BUSY	P5[6]	Software In/Out
VOICE_DATA	P1[7]	Software In/Out
XTAL 32kHz:Xi	P0[4]	Reserved
XTAL 32kHz:Xo	P0[5]	Reserved

Abbreviations used in Table 5 have the following meanings:

- Dgtl In = Digital Input
- Dgtl Out = Digital Output

For more information on reading, writing and configuring pins, please refer to:

- Pins chapter in the System Reference Guide
 - CyPins API routines
- Programming Application Interface section in the cy_pins component datasheet



3 System Settings

3.1 System Configuration

Table 6. System Configuration Settings

Name	Value
Device Configuration Mode	Compressed
Unused Bonded IO	Disallowed
Heap Size (bytes)	0x80
Stack Size (bytes)	0x0800
Include CMSIS Core Peripheral Library Files	True

3.2 System Debug Settings

Table 7. System Debug Settings

Name	Value
Debug Select	SWD (serial wire debug)
Chip Protection	Open

3.3 System Operating Conditions

Table 8. System Operating Conditions

Name	Value
VDDA (V)	3.3
VDDD (V)	3.3
Variable VDDA	True




4 Clocks

The clock system includes these clock resources:

- Two internal clock sources:
 - o 24 to 48 MHz Internal Main Oscillator (IMO) ±2% at all frequencies with trim
 - o 32 kHz Internal Low Speed Oscillator (ILO)
- External clock (EXTCLK) generated using a signal from an I/O pin
- High-frequency clock (HFCLK) of up to 48 MHz selected from IMO or external clock
- Dedicated prescaler for HFCLK
- · Low-frequency clock (LFCLK sourced by ILO
 - o Dedicated prescaler for system clock (SYSCLK) of up to 48 MHz sourced by HFCLK
- 24 to 48 MHz Internal Main Oscillator (IMO) ±2%

Figure 3. System Clock Configuration





4.1 System Clocks

Table 9 lists the system clocks used in this design.

Table 9. System Clocks

Name	Domain	Source	Desired	Nominal	Accuracy	Start	Enabled
			Freq	Freq	(%)	at	
						Reset	
SysClk	NONE	HFClk	? MHz	48 MHz	±2	True	True
PLL0_Sel	NONE	IMO	48 MHz	48 MHz	±2	True	True
IMO	NONE		48 MHz	48 MHz	±2	True	True
HFClk	NONE	IMO	48 MHz	48 MHz	±2	True	True
ILO	NONE		40 kHz	40 kHz	-50,+100	True	True
LFClk	NONE	ILO	? MHz	40 kHz	-50,+100	True	True
Timer_Sel	NONE	WCO	32.768	32.768	±0.003	True	True
			kHz	kHz			
WCO	NONE		32.768	32.768	±0.003	False	True
			kHz	kHz			
Timer2	NONE	Timer_Sel	? MHz	1 Hz	±0.003	False	True
RTC_Sel	NONE	Timer2	1 Hz	1 Hz	±0.003	True	True
Timer1	NONE	Timer_Sel	? MHz	? MHz	±0	False	False
ExtClk	NONE		16 MHz	? MHz	±0	False	False
Timer (WDT)	NONE	LFClk	? MHz	? MHz	-50,+100	False	False
PLL0	NONE	PLL0_Sel	24 MHz	? MHz	±0	False	False
Timer0	NONE	Timer_Sel	? MHz	? MHz	±0	False	False
ECO	NONE		24 MHz	? MHz	±0	False	False

4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 10 lists the local clocks used in this design.

Table 10. Local Clocks

Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at Reset	Enabled
SPI_1_CARD SCBCLK	FIXED FUNCT- ION	HFCIk	48 MHz	48 MHz	±2	True	True



Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at Reset	Enabled
SPI_0_OLED FLASH SCBCLK	FIXED FUNCT- ION	HFClk	48 MHz	48 MHz	±2	True	True
ADC_intClock	FIXED FUNCT- ION	HFCIk	1.6 MHz	1.6 MHz	±2	True	True
UART_2_EXT SCBCLK	FIXED FUNCT- ION	HFClk	1.382 MHz	1.371 MHz	±2	True	True
UART_0 FPC_SCBCLK	FIXED FUNCT- ION	HFClk	691.2 kHz	695.652 kHz	±2	True	True
CapSense ModClk	FIXED FUNCT- ION	HFCIk	? MHz	188.235 kHz	±2	True	True
UART_1_BLE SCBCLK	FIXED FUNCT- ION	HFCIk	115.2 kHz	115.108 kHz	±2	True	True

For more information on clocking resources, please refer to:

- Clocking System chapter in the PSoC 4 Technical Reference Manual
- Clocking chapter in the **System Reference Guide**
 - Clocking chapter in the <u>System</u>
 CySysClkImo API routines
 CySysClkIlo API routines
 CySysClkPIIO API routines
 CySysClkEco API routines
 CySysClkWco API routines

 - o CySysClkWrite API routines



5 Interrupts

5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 11. Interrupts

Name	Intr Num	Vector	Priority
isr_1	0	0	3
isr_2	1	1	3
isr_wdt	6	6	3
UART_1_BLE_SCB_IRQ	7	7	3
UART_2_EXT_SCB_IRQ	9	9	3
UART_0_FPC_SCB_IRQ	10	10	3
CapSense_ISR	16	16	1
ADC_IRQ	25	25	3

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the PSoC 4 Technical Reference Manual
- Interrupts chapter in the <u>System Reference Guide</u>
 Cylnt API routines and related registers
- Datasheet for cy_isr component



6 Flash Memory

PSoC 4 devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 12 lists the Flash protection settings for your design.

Table 12. Flash Protection Settings

Start Address	End Address	Protection Level
0x0	0x1FFFF	U - Unprotected

Flash memory is organized as rows with each row of flash having 256 bytes. Each flash row can be assigned one of four protection levels:

- U Unprotected
- W Full Protection

For more information on Flash memory and protection, please refer to:

- Flash Protection chapter in the <u>PSoC 4 Technical Reference Manual</u>
- Flash and EEPROM chapter in the **System Reference Guide**
 - CySysFlash API routines




7 Design Contents

This design's schematic content consists of the following 9 schematic sheets:

7.1 Schematic Sheet: UART

Figure 5. Schematic Sheet: UART




This schematic sheet contains the following component instances:

- Instance <u>UART_0_FPC</u> (type: SCB_P4_v4_0)
 Instance <u>UART_1_BLE</u> (type: SCB_P4_v4_0)
- Instance <u>UART_2_EXT</u> (type: SCB_P4_v4_0)



7.2 Schematic Sheet: SPI

Figure 6. Schematic Sheet: SPI




This schematic sheet contains the following component instances:

- Instance <u>SPI_0_OLED_FLASH</u> (type: SCB_P4_v4_0)
 Instance <u>SPI_1_CARD</u> (type: SCB_P4_v4_0)



7.3 Schematic Sheet: I2C


Figure 7. Schematic Sheet: I2C





7.4 Schematic Sheet: TUCH

Figure 8. Schematic Sheet: TUCH




This schematic sheet contains the following component instances:

• Instance <u>CapSense</u> (type: CapSense_P4_v5_0)



7.5 Schematic Sheet: ADC

Figure 9. Schematic Sheet: ADC



This schematic sheet contains the following component instances:

- Instance <u>ADC</u> (type: ADC_SAR_SEQ_P4_v2_50)
- Instance Opamp_Bat (type: OpAmp_P4_v1_20)
- Instance Opamp_P4_v1_20)



7.6 Schematic Sheet: VOICE


Figure 10. Schematic Sheet: VOICE

VOICE_BUSY [5[6]] VOICE_DATA [17]



7.7 Schematic Sheet: GPIO_INT


Figure 11. Schematic Sheet: GPIO_INT





7.8 Schematic Sheet: RTC

Figure 12. Schematic Sheet: RTC



This schematic sheet contains the following component instances:


• Instance RTC_P4_v1_30)



24

7.9 Schematic Sheet: EEPROM

Figure 13. Schematic Sheet: EEPROM



This schematic sheet contains the following component instances:

• Instance EEPROM_v2_0)



8 Components

8.1 Component type: ADC_SAR_SEQ_P4 [v2.50]

8.1.1 Instance ADC

Description: PSoC 4 Sequencing Successive Approximation ADC

Instance type: ADC_SAR_SEQ_P4 [v2.50]

Datasheet: online component datasheet for ADC_SAR_SEQ_P4

Table 13. Component Parameters for ADC

Parameter Name	Value	Description
AdcAClock	2	Acquisition time in clock cycles for configuration A.
AdcAdjust	ClockFreq	Timing parameter adjustable by the user.
AdcAlternateResolution	10	This parameter sets the alternate ADC resolution to either 8 or 10 bits.
AdcAvgMode	Fixed Resolution	This parameter sets how the averaging mode operates.
AdcAvgSamplesNum	4	This parameter sets the averaging rate for any channel that has its averaging option enabled.
AdcBClock	2	Acquisition time in clock cycles for configuration B.
AdcCClock	2	Acquisition time in clock cycles for configuration C.
AdcChannelsEnConf	7	This bitmask is intended to enable the channels for scanning during runtime.
AdcChannelsModeConf	0	Mode configuration for the channels (0 - Single, 1 - Differential)
AdcClock	Internal	Clock source type.
AdcClockFrequency	1600000	Specifies the internal clock frequency in Hz.
AdcCompareMode	Result < Low_Limit	This parameter sets the condition in which the limit condition will occur.
AdcDataFormatJustification	Right	This parameter sets whether the output data is left or right justified for a 16-bit word. For signed values, the result will be sign extended when configured in right justification mode.
AdcDClock	2	Acquisition time in clock cycles for configuration D.
AdcDifferentialResultFormat	Unsigned	This parameter sets the whether the result from a differential measurement is Signed or Unsigned.
AdcHighLimit	2047	This parameter sets the high limit for a limit compare.



Parameter Name	Value	Description
AdcInjChannelEnabled	false	Determines whether the symbol will display the injection channel.
AdcInputBufGain	Disable	Sets the input buffer gain or disables it.
AdcLowLimit	0	This parameter sets the low limit for a limit compare.
AdcMaxResolution	12	Sets the maximum resolution of the ADC in bits.
AdcSampleMode	HardwareSOC	Sampling mode.
AdcSarMuxChannelConfig	000	Channels mode configuration for the multiplexer (0 - Single, 1 - Differential)
AdcSequencedChannels	3	Number of input signals that will be scanned. This excludes the injection channel.
AdcSingleEndedNegativeInput	Vref	Negative input source for single ended operation.
AdcSingleResultFormat	Unsigned	This parameter sets whether the result from a single ended measurement is Signed or Unsigned.
AdcSymbolHasSingleEn- dedInputChannel	false	Determines whether the configuration contains an external negative input.
AdcVrefSelect	Internal Vref	The reference voltage that is used for the SAR ADC.
AdcVrefVoltage_mV	3300	The reference voltage value.
rm_int	false	Removes the internal interrupt
User Comments		Instance-specific comments.

8.2 Component type: CapSense_P4 [v5.0]

8.2.1 Instance CapSense

Description: (custom component) Instance type: CapSense_P4 [v5.0]

Datasheet: online component datasheet for CapSense_P4

Table 14. Component Parameters for CapSense

Parameter Name	Value	Description
Ballistic Enable	false	Enables the Ballistic filter for the
		component.
BaselineType	IIR	Selects the type of baseline
		needed for design.
		IIR (default) - Selects the IIR
		filter based baseline algorithm.
		CY (Bucket) Baseline - Selects
		Cypress' "bucket" method for
		the baseline algorithm.



Parameter Name	Value	Description
BlockOffAfterScanEnable	false	Enable the turning-off block after a scan to save additional power. Disabled (default) - The CSD block will be always turned ON. This allows the other
		components (IDAC) work along with CapSense component in a project. Enabled - The CSD block will be turned ON only during a scan.
Centroid4PtsEnable	false	Enables the 4-point method of a maxima finding for single dimension sliders.
Csd0ldacGainV2	High (2400 nA/bit)	Selects the IDAC gain setting for CSD sensing on CSD block 0. Applicable only for CSDv2 IP.
Csd0PinAlias	Button0_Sns0, Button1_Sns0, Button2_Sns0, Button3_Sns0, Button4_Sns0, Button5_Sns0, Button6_Sns0, Button7_Sns0, Button8_Sns0, Button9_Sns0, Button10_Sns0, Button11_Sns0	Contains a comma-separated list of the electrode aliases for CSD widgets on CSD block 0. Used by the Sns/Sns0 pins on the component schematic.
Csd0PinCount	12	Contains the total count of the CSD electrodes on CSD block 0. Used by the Sns/Sns0 pins on the component schematic.
Cad2vEnable	false	A shield electrode is used to reduce the sensor parasitic capacitance, enable water-tolerant CapSense designs, and enhance the detection range for Proximity sensors. When the shield electrode is disabled, all configurable parameters associated with the shield electrode are hidden. Applicable to the first CSD block if CSD2x is enabled.
Csd2xEnable	false	Enabling this parameter allows two sensors to be scanned in two, simultaneously used, CSD hardware blocks. This option is available only on devices supporting two CSD blocks.
CsdAnalogStartupDelayUs	10	Defines delay prior to start of the scan, that is intended to ensure proper initialization of the CSDV2 analog part.
CsdAutoZeroEnable	false	Enables auto-zero prior to fine initialization for the CSD sensing method. Applicable only for CSDv2 IP.



		EMBEDDED IN TOMORROW"
Parameter Name	Value	Description
CsdCommonSenseClockEnable	false	When selected, all CSD widgets
		share the same sense clock
		with the frequency specified in
		the Sense clock frequency
		(kHz) parameter.
		Otherwise, a sense clock
		frequency can be entered
		separately for each CSD widget
		in the Widget Details tab.
CsdDedicatedIdacCompEnable	true	Selects the compensation IDAC
		implementation method when
		using CSDv2.
		Enabled (default) - Use IDACB
		as the compensation IDAC
		Disabled - Use LEG2 of IDACA
		as compensation IDAC
		Applicable only for CSDv2 IP.
CsdDualldacLevel	50	
CsubuaiidacLevei	50	Represents the percentage of
		contribution by the
		compensation IDAC when using
		the Dual IDAC sensing.
CsdFineInitCycles	10	Sets a fine-init time period
CsdIdacAutoCalibrateEnable	true	When enabled, the values of
		IDACs of CSD widgets are
		automatically set by the
		component.
		It is recommended to select
		Enable IDAC auto-calibration for
		robust operation.
		SmartSense Auto-tuning can be
		enabled only when Enable
		IDAC auto-calibration is
		selected.
CsdldacCompEnable	true	The compensation IDAC is used
		to compensate for the sensor
		parasitic capacitance to improve
		the performance.
		Enabling the compensation
		IDAC is recommended unless
		one IDAC is required for other
		·
CedidaeConfig	IDAC Sourcina	purpose use in the project.
CsdldacConfig	IDAC Sourcing	Selects the sensing Config
		needed in CSD mode.
		IDAC Sourcing (default) - Select
		IDAC sourcing sensing
		configuration (-ve charge
		transfer)
		IDAC Sinking - Select the IDAC
		sinking sensing configuration
		(+ve charge transfer).



Parameter Name	Value	Description
CsdInactiveSensorConnection	Ground	Selects the state of the sensor when not being scanned. - Ground (default) - All inactive sensors are connected to Ground. - High-Z - All inactive sensors are floating (not connected to GND or Shield). - Shield - All inactive sensors are connected to Shield. The Shield option is available only if an Enable shield electrode check-box is set. Ground is the recommended option for this parameter when the water tolerance is not required for the design. Selects Shield when the design needs water tolerance or sensor parasitic capacitance reduction in a design.
CsdMFSDividerOffsetF1	1	
CsdMFSDividerOffsetF2	2	
CsdModClockFreq	24000	Selects the modulator clock frequency used for the CSD sensing method. Enters any value between the min and max limits, based on the availability of the clock divider. The higher modulator clock frequency reduces sensor scan time. Therefore, results in lower power and reduces the noise in the raw counts, so recommended to use the highest possible frequency.
CsdNoiseMetricEnable	false	Enables noise metric evaluation for CSD scan. Applicable only for CSDv2 IP.
CsdPrescanSettlingTime	5	Represents the settling time delay (in uS) prior to scan is started.
CsdRawCountCalibrationLevel	85	Represents the rawcount calibration level (percentage) to be used when auto-calibration of CSD widgets is enabled.



		EMBEDDED IN TOMORROW**
Parameter Name	Value	Description
CsdSenseClockSource	Auto	The sense clock is used to sample the input sensor. The Spread Spectrum Clock (SSC) provides a dithering clock source with a center frequency equal to the frequency set in the sense clock frequency parameter. The PRS clock source spreads the clock using pseudo-random sequencer. Direct source disables both SSC and PRS sources and uses a fixed-frequency clock.
CsdSensingMethod	Legacy	, ,
CsdSnsClockConstantR	1000	Represents a series resistance value to be considered while decising on the widget/sensor clock value when auto-tuning is enabled.
CsdTuningMode	Manual	Select the tuning mode for CSD widgets. Three options are available: SmartSense (Full Auto-Tune) - This is the quickest way to tune a design. Mostly all widget parameters are automatically tuned by the component. SmartSense (Hardware parameters only) - Hardware parameters are automatically set by the component, all threshold parameters can be manually set by the user Manual - SmartSense autotuning is disabled, all widget parameters must be manually tuned. This setting is applicable only to CSD widgets (CSX widgets always use Manual tuning).
CsdV2AnalogWakeupDelayUs	0	Defines delay in the CapSense_Wakeup() API that is intended to ensure proper initialization of the CSDV2 analog part.



Parameter Name	Value	Description
CsdVrefV2	-1	The reference voltage used for CSDv2 operation, in Volts. The range of valid values is from 1.2V to VDDA - 0.6V, where VDDA is the input voltage of the VDDA pin as set in the Design-Wide Resources (*.cydwr) System editor. When set to -1 (default), the reference voltage value (VREF) depends on VDDA: VDDA < 2.6V: VREF = 1.2V 2.6V <= VDDA < 3.2V: VREF = 1.4769V 3.2V <= VDDA < 4.7V: VREF = 2.0211V VDDA >= 4.7V: VREF = 2.7429V The macro generated by the
		API customizer reflects the VREFGEN gain register value. Applicable only for CSDv2 IP.
CustomDataStructSize	0	0 - indicates no custom parameters are added to "CapSense_dsRam" data structure. Non-zero value adds uint8 array (with size specified by value of this parameter) to global parameters of "CapSense dsRam" data structure.
Gesture Enable	false	Defines if the gestures are enabled on the Gestures tab.
Gesture Global Enable	false	Enables the Gesture library for the component.
ImoFreqOffsetF1	20	Sets the trim offset to define the IMO frequency for the first channel. Valid range [063] LSB of this parameter shifts the IMO frequency by 0.25%. The first-channel frequency will be reduced by (0.25 * ImoFreqOffsetF1) percent in relative to the zero-channel frequency in case if the value of the ImoFreqOffsetF1 is greater that or equal to the zero-
		channel trim (CapSense immunity[0u]). Otherwise the first-channel frequency will be increased by (0.25 * ImoFreqOffsetF1) percent in relative to the zero- channel frequency.



EMBEDDED IN TOMORROW.		EMBEDDED IN TOMORROW
Parameter Name	Value	Description
ImoFreqOffsetF2	20	Sets the trim offset to define the IMO frequency for the second channel. Valid range [063] LSB of this parameter shifts the IMO frequency by 0.25%.
		The second-channel frequency will be increased by (0.25 * (ImoFreqOffsetF1 + ImoFreqOffsetF2)) percent in relative to the zero-channel frequency in case if the value of the ImoFreqOffsetF1 is greater than zero-channel trim (CapSense_immunity[0u]).
		The second-channel frequency will be decreased by (0.25 * (ImoFreqOffsetF1 + ImoFreqOffsetF2)) percent in relative to the zero-channel frequency in case if the value of the (255 - ImoFreqOffsetF2) is less than zero-channel trim (CapSense_immunity[0u]).
		Otherwise the second-channel frequency will be increased by (0.25 * ImoFreqOffsetF2) percent in relative to the zero-channel frequency.
LowBaselineResetSize	8 bits	Represents a low baseline reset size for sensors.
MultiFreqScanEnable	false	Indicates whether multi- frequency scanning is enabled.
MultiFreqScanMethod	Change IMO	
NumCentroids	1 (Legacy)	Selects a number of centroid supported on sliders. The available options are 1, 2 or 3. The default is 1 (Legacy). Applicable only to Radial and Linear slider widgets. Not supported on diplexed sliders.
OffDebounceEnable	false	Indicates whether the debounce for ON to OFF transition is enabled.
PoslirFilterCoeff	128	The centroid Position IIR filter coefficient for sliders and touchpads. The range of valid values is 1-255.



Parameter Name	Value	Description
ProxAverageFilterEnable	false	The finite impulse response filter (no feedback) with equally weighted coefficients. It takes four of most recent samples and computes their average. Eliminates the periodic noise (e.g. noise from AC remains). Applicable only to proximity widgets.
ProxCustomFilterEnable	false	Enables the custom filter. Applicable only to proximity widgets.
ProxlirFilterBaselineN	1	Baseline IIR filter coefficient selection for sensors in proximity widgets. The range of valid values is 1-255.
ProxlirFilterBaselineType	Performance	Applicable only to proximity widgets.
ProxlirFilterEnable	false	Enables the infinite-impulse response filter with a step response similar to an RC low- pass filter thereby passing the low frequency signals (finger touch responses). Applicable only to proximity widgets.
ProxMedianFilterEnable	false	Enables a non-linear filter that takes three of most recent samples and computes the median value. This filter eliminates spikes noise typically caused by motors and switching power supplies. Applicable only to proximity widgets.
RadialSliderPoslirResetThr	35	Configures reset threshold of position IIR filter for Radial slider widget. When difference between between input position and filter history is bigger than the threshold then the filter history is reset with input position. Valid range [2550] in terms of maximum position percentage.
RegularAverageFilterEnable	false	The finite-impulse response filter (no feedback) with equally weighted coefficients. It takes four of most recent samples and computes their average. Eliminates the periodic noise (e.g. noise from AC remains). Applicable only to regular (non-proximity) widgets.



Parameter Name	Value	Description
RegularCustomFilterEnable	false	Enables the custom filter.
Tregular ouston in interior labile	laise	Applicable only to regular (non-
		proximity) widgets.
De autentincitée «De setime M		
RegularlirFilterBaselineN	1	Baseline IIR filter coefficient
		selection for sensors in non-
		proximity widgets.
		The range of valid values is 1-
		255.
RegularlirFilterBaselineType	Performance	
RegularlirFilterEnable	false	Enables the infinite-impulse
		response filter with a step
		response similar to an RC low-
		pass filter
		thereby passing low frequency
		signals (finger touch
		responses).
		Applicable only to regular (non-
		proximity) widgets.
RegularMedianFilterEnable	false	Enables a non-linear filter that
1 togulari illorendo	laico	takes three of most recent
		samples and computes the
		median value.
		This filter eliminates spikes
		noise typically caused by
		motors and switching power
		supplies.
		Applicable only to regular (non-
		proximity) widgets.
SecondFinger5x5FilterEnable	false	Enables position filtering of the
SecondringersxsrillerEnable	laise	
		second touch. Applicable only to
		CSD touchpad widgets with 5x5
		centroid and two finger
0.157 .15		detection enabled.
SelfTestEnable	false	The BIST/Class-B library
		supports the following: the
		sensor short test, test baseline
		and raw count limits, CRC for
		widget-specific register map
		data, measuring external cap
		(Cmod, Csh_tank, CintA and
		CintB) and sensor's and shield's
		cap values and test baseline
		data consistency.
		Additionally, measuring of
		VDDA and two internal
		reference caps are supported
		for CSDv2.



Parameter Name	Value	Description
SensorAutoResetEnable	false	When enabled, the baseline is
		always updated and when disabled, the baseline is
		updated only when the
		difference between the baseline
		and raw count is less than the
		noise threshold.
		The sensor auto-reset prevents
		the sensor from permanently
		turning on when the raw count
		accidentally rises because of a
		large power-supply voltage
		fluctuation or due to other
		spurious conditions.
SliderMultiplierMethod	MaxPos / (SnsNum -1)	Defines the method of multiplier
•	,	calculation for linear slider
		widget
ThresholdSize	16 bits	Selects a data size for widgets
		in the component.
		This applies to Finger Threshold
		(all widgets) and Proximity
		Touch Threshold (proximity
		widgets).
		In SmartSense (Full Auto-tune)
		mode, parameter value is
		ignored and threshold register
		size is always 16-bit.
Timestamp Interval	1	Defines the increment value for
Tarraha ad Marikia Kamada ad	May Dan / (Conhlyson 4)	the timestamp register.
TouchpadMultiplierMethod	MaxPos / (SnsNum -1)	Defines the method of multiplier
		calculation for touchpad widget
		(is not applicable for CSD 5x5
TouchProxThresholdCoeff	300	touchpad) Sets coefficient to define touch
TouchProx TillesholdCoell	300	threshold for proximity sensors
TunerWidgetData		threshold for proximity sensors
	2	This parameter defines a delay
Two-finger Settling time (ms)	3	This parameter defines a delay threshold that must be met
		before two finger gestures are
		computed. This parameter helps
		to avoid instances where a two-
		finger gesture is reported when
		two fingers are placed on the
		panel one after the other.
User Comments		Instance-specific comments.
WidgetBaselineCoeffEnable	false	Enables setting of baseline
		coefficient separately for each
		widget.

8.3 Component type: Em_EEPROM [v2.0]

8.3.1 Instance Em_EEPROM

Description: Emulates an EEPROM device in flash memory.

Instance type: Em_EEPROM [v2.0]

Datasheet: online component datasheet for Em_EEPROM

Table 15. Component Parameters for Em_EEPROM



Parameter Name	Value	Description
EEPROM Size	6144	Sets size of EEPROM. The size is rounded up to a full EEPROM page size.
Redundant Copy	No	If selected, then an 8-bit checksum is calculated on each row of data (that checksum is stored in the row), and a redundant copy of the row is stored in another location. When data is read the checksum is checked first. If the checksum is bad the redundant copy is restored.
User Comments		Instance-specific comments.
Wear Level Factor	None	Selects how much wear leveling is required. The higher the factor the more flash is used, but the higher number of erase/write cycles can be done on the EEPROM. Multiply this number by the datasheet write endurance spec to determine max write cycles.

8.4 Component type: OpAmp_P4 [v1.20]

8.4.1 Instance Opamp_Bat

Description: Opamp

Instance type: OpAmp_P4 [v1.20]

Datasheet: online component datasheet for OpAmp_P4

Table 16. Component Parameters for Opamp_Bat

Parameter Name	Value	Description
Compensation	High	Compensation is used to
		prevent unwanted oscillations in
		the output
DeepSleepSupport	false	The component available in
		Deep Sleep
Mode	Follower	The mode of operation
OutputCurrent	Internal only	Selects the output mode
Power	Medium Power	The component power setting
User Comments		Instance-specific comments.

8.4.2 Instance Opamp_Rf

Description: Opamp

Instance type: OpAmp_P4 [v1.20]

Datasheet: online component datasheet for OpAmp_P4

Table 17. Component Parameters for Opamp_Rf

Parameter Name	Value	Description
Compensation	Low	Compensation is used to prevent unwanted oscillations in the output



Parameter Name	Value	Description
DeepSleepSupport	false	The component available in
		Deep Sleep
Mode	Follower	The mode of operation
OutputCurrent	Internal only	Selects the output mode
Power	Low Power	The component power setting
User Comments		Instance-specific comments.

8.5 Component type: RTC_P4 [v1.30]

8.5.1 Instance RTC_1

Description: PSoC 4 Real-time Clock

Instance type: RTC_P4 [v1.30]
Datasheet: online component datasheet for RTC_P4

Table 18. Component Parameters for RTC_1

Parameter Name	Value	Description
AlarmFunctionalityEn	false	This parameter defines the initial status of the Alarm functionality. This parameter can contain the following values: true-Alarm functionality is enabled, false-Alarm functionality is disabled.
DateFormat	MM/DD/YYYY	This parameter stores the date format. Can contain the following values: MM/DD/YYYY, DD/MM/YYYY, YYYY/MM/DD.
DaylightSavingsTimeEn	false	This parameter stores the default state of the DST functionality. The possible values: true – DST functionality is enabled, false – DST functionality is disabled.
DayOfMonthDstStart	22	This parameter stores the day of the month when the DST functionality should be started. The possible values are 131.
DayOfMonthDstStop	22	This parameter stores the day of the month when the DST functionality should be stopped. The possible values are 131.
DayOfWeekDstStart	Sunday	This parameter stores the day of the week when the DST functionality should be started. The possible values are MONDAYSUNDAY.
DayOfWeekDstStop	Sunday	This parameter stores the day of the week when the DST functionality should be stopped. The possible values are MONDAYSUNDAY.
DstDateType	Relative	This parameter stores the DST date type. Can contain the following values: Relative, Fixed.



Parameter Name	Value	Description
HoursDstStart	00:00	This parameter stores the hour when the DST functionality should be started. The possible values are 00002300
HoursDstStop	00:00	This parameter stores the hour when the DST functionality should be stopped. The possible values are 00002300
InitialDay	1	This parameter stores the initial day. The possible values are 031
InitialHour	0	This parameter stores the initial hour. The possible values are 023
InitialMinute	0	This parameter stores the initial minute. The possible values are 059
InitialMonth	1	This parameter stores the initial month. The possible values are 112
InitialSecond	0	This parameter stores the initial second. The possible values are 059
InitialYear	1970	This parameter stores the initial year. The possible values are 1970MAX_UINT16
MonthDstStart	March	This parameter stores the month when the DST functionality should be started. The possible values are JANDEC.
MonthDstStop	October	This parameter stores the month when the DST functionality should be stopped. The possible values are JANDEC.
TimeFormat	12-Hour	This parameter stores the time format (24-Hours/12-Hours). The possible values: HOUR_12, HOUR_24.
UpdateManually	false	This parameter is used to map the RTC time update API automatically during RTC start to one of the WDTs selected and configured for RTC by the user in LFCLK interface.
User Comments		Instance-specific comments.
WeekOfMonthDstStart	Last	This parameter stores the week of the month when the DST functionality should be started. The possible values are FIRSTLAST.
WeekOfMonthDstStop	Last	This parameter stores the week of the month when the DST functionality should be stopped. The possible values are FIRSTLAST.



8.6 Component type: SCB_P4 [v4.0]

8.6.1 Instance SPI_0_OLED_FLASH

Description: Serial Communication Block (SCB)

Instance type: SCB_P4 [v4.0]
Datasheet: online component datasheet for SCB_P4

Table 19. Component Parameters for SPI_0_OLED_FLASH

Parameter Name	Value	Description
Ezl2cByteModeEnable	false	When the SCB mode is EZI2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
Ezl2cClockFromTerm	false	When the SCB mode is EZI2C, this parameter provides a clock terminal to connect a clock outside the component.
Ezl2cClockStretching	true	When the SCB mode is EZI2C, this parameter specifies whether the SCL is stretched while in EZI2C operation.
Ezl2cDataRate	100	When the SCB mode is EZI2C, this parameter defines EZI2C Data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.
Ezl2cNumberOfAddresses	1	When the SCB mode is EZI2C, this parameter defines the number of I2C slave addresses that device respond to.
Ezl2cPrimarySlaveAddress	8	When the SCB mode is EZI2C, this parameter specifies EZI2C primary 7-bits slave address (MSB ignored).
Ezl2cSecondarySlaveAddress	9	When the SCB mode is EZI2C, this parameter specifies EZI2C secondary 7-bits slave address (MSB ignored). Only applicable when EZI2C clock stretching option is set.



Parameter Name	Value	Description
Ezl2cSubAddressSize	8	When the SCB mode is EZI2C,
LZIZCOUDAGGIESSOIZE		this parameter specifies the
		maximum size of the slave
		buffer that is exposed to the
		master: 8bits – maximum buffer
		size is 256 bytes, 16 bits –
		maximum buffer size is 65535 bytes.
Ezl2cWakeEnable	false	When the SCB mode is EZI2C,
		this parameter enables wakeup
		from Deep Sleep on I2C
		address match event.
I2C Bus Voltage	3.3	When the SCB mode is I2C, this
		parameter specifies the voltage
		applied to the pull-up resistors
		on the I2C bus.
		Only applicable for devices
		Only applicable for devices
		other than PSoC 4000/PSoC
100 5 1/4 11		4100/PSoC 4200.
I2C Bus Voltage	3.3	When the SCB mode is EZI2C,
		this parameter specifies the
		voltage applied to the pull-up
		resistors on the I2C bus.
		Only applicable for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
I2cAcceptAddress	false	When the SCB mode is I2C, this
126/1666/11/14/16/35	laise	parameter specifies whether to
		accept the match slave address
		in RX FIFO or not. All slave
		matched addresses are ACKed.
		The user has to register the
		callback function to handle
		accepted addresses. This
		· ·
		feature has to be used when more than one address support
IOo A coont Concret Coll	falaa	is required.
I2cAcceptGeneralCall	false	When the SCB mode is I2C, this
		parameter specifies whether to
		accept the general call address.
		The general call address is
		ACKed when accepted and
		NAKed otherwise. The user has
		to register the callback function
		to handle the general call
		address.



Parameter Name	Value	Description
I2cByteModeEnable	false	When the SCB mode is I2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2cClockFromTerm	false	When the SCB mode is I2C, this parameter provides a clock terminal to connect a clock outside the component.
I2cDataRate	100	When the SCB mode is I2C, this parameter specifies the data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.
I2cExternIntrHandler	false	When the SCB mode is I2C, this parameter specifies whether the I2C interrupt handler is configured in SCB_I2CInit(). This parameter is intended to be used by the PM/SM bus component. The modification parameter default value causes I2C mode failures.
I2cManualOversampleControl	true	When the SCB mode is I2C, this parameter specifies the method of calculating the oversampling as manual or automatic.
I2cMode	Slave	When the SCB mode is I2C, this parameter defines the I2C operation mode as: Slave, Master, Multi-Master or Multi-Master-Slave.
12cOvsFactor	16	When the SCB mode is I2C, this parameter defines the oversampling factor of SCBCLK.
I2cOvsFactorHigh	8	When the SCB mode is I2C, this parameter defines the high oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cOvsFactorLow	8	When the SCB mode is I2C, this parameter defines the low oversampling factor of SCBCLK. Only applicable for I2C Master modes.



Parameter Name	Value	Description
I2cSlaveAddress	8	When the SCB mode is I2C, this
		parameter specifies the I2C 7-
		bits slave address (MSB
		ignored).
I2cSlaveAddressMask	254	When the SCB mode is I2C, this
		parameter specifies the I2C
		Slave address mask.
		Bit value 0 – excludes bit from
		address comparison.
		Bit value 1 – the bit needs to
		match with the corresponding bit of the I2C slave address.
I2cWakeEnable	false	When the SCB mode is I2C, this
IZCVVARELITADIE	laise	parameter enables wakeup from
		Deep Sleep on an I2C address
		match event.
ScbMisoSdaTxEnable	true	This parameter defines the
COSTANGO CAR TALTASTO	1.40	availability of the spi_miso_i2c
		sda_uart_tx pin.
ScbMode	SPI	This parameter defines the
		mode of operation for the SCB
		component.
ScbMosiSclRxEnable	true	This parameter defines the
		availability of the spi_mosi_i2c
		scl_uart_rx pin.
ScbRxWakeIrqEnable	false	This parameter defines the
		availability of the spi_mosi_i2c
		scl_uart_rx_wake pin.
ScbSclkEnable	false	This parameter defines the
		availability of the sclk pin.
ScbSs0Enable	false	This parameter defines the
		availability of the ss0 pin.
ScbSs1Enable	false	This parameter defines the
0.10.05		availability of the ss1 pin.
ScbSs2Enable	false	This parameter defines the
		availability of the ss2 pin.
ScbSs3Enable	false	This parameter defines the
OL 57100 T : 1		availability of the ss3 pin.
Show EZI2C Terminals	false	When the SCB mode is EZI2C,
		this parameter removes internal
		pins and expose signals to terminals. The exposed
		terminals must be connected to
		the pins.
Show I2C Terminals	false	When the SCB mode is I2C, this
		parameter removes internal pins
		and expose signals to terminals.
		The exposed terminals must be
		connected to the pins.
Show SPI Terminals	false	When the SCB mode is SPI,
		this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins or SmartIO component.



Parameter Name	Value	Description
Show UART Terminals	false	When the SCB mode is UART,
		this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins or SmartIO component.
Slew Rate	Fast	When the SCB mode is EZI2C,
		this parameter specifies the
		slew rate settings of the I2C
		pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined.Refer to the Device
		Datasheet to determine which
		pins are GPIO_OVT capable.
Slew Rate	Fast	When the SCB mode is I2C, this
		parameter specifies the slew
		rate settings of the I2C pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than 400 kbps. This option also
		requires the I2C bus voltage to
		be defined. Refer to the Device
		Datasheet to determine which
		pins are GPIO OVT capable.
SpiBitRate	8000	When the SCB mode is SPI,
Opiblitate	0000	this parameter specifies the Bit
		rate in kbps (up to 8000 kbps);
		the actual rate may differ based
		on available clock frequency
		and component settings. This
		parameter has no effect if the
		Clock from terminal parameter
		is enabled.
SpiBitsOrder	MSB First	When the SCB mode is SPI,
		this parameter defines the bit
		order as: MSB first or LSB first.
SpiByteModeEnable	true	When the SCB mode is SPI,
' '		this parameter specifies the
		number of bits per FIFO data
		element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.



Parameter Name	Value	Description
SpiClockFromTerm	false	When the SCB mode is SPI,
Spiciodal form	laido	this parameter provides a clock
		terminal to connect a clock
		outside the component.
SpiFreeRunningSclk	false	When the SCB mode is SPI,
opii reerkariinigeenk	laise	this parameter specifies the
		SCLK generation by the master
		as: gated or free running
		(continuous).
		(**************************************
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiInterruptMode	None	When the SCB mode is SPI,
' '		this parameter specifies the
		interrupt mode. None: Removes
		all interrupt support. Internal:
		Leaves the interrupt SCBIRQ
		inside the component - the
		interrupt terminal becomes
		invisible. External: Provides an
		interrupt terminal to connect an
		interrupt outside the component.
SpiIntrMasterSpiDone	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_M. SPI_DONE
		interrupt source.
		SCB.INTR_M. SPI_DONE: all
		data are sent into TX FIFO and
		the TX FIFO and the shifter
		register are emptied.
		Only applicable for SPI Master
		mode.
SpiIntrRxFull	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.FULL interrupt
		source.
		SCB.INTR_RX.FULL trigger
0 11 1 5 11 15		condition: RX FIFO is full.
SpiIntrRxNotEmpty	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.NOT_EMPTY
		interrupt source.
		SCB.INTR_RX.NOT_EMPTY
		trigger condition: RX FIFO is not empty. There is at least one
ChilateDyOvorflow	foloo	entry to get data from.
SpiIntrRxOverflow	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.OVERFLOW
		interrupt source.
		SCB.INTR_RX.OVERFLOW trigger condition: attempt to
		write to a full RX FIFO.
		WITE TO A TUIL KY FIFU.



Parameter Name	Value	Description
SpiIntrRxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by SpiRxTriggerLevel.
SpiIntrRxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO.
SpiIntrSlaveBusError	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_SLAVE.BUSERROR interrupt source. SCB.INTR_SLAVE.BUSERROR trigger condition: slave select line is deselected at an unexpected time in the SPI transfer. Only applicable for SPI Slave mode.
SpilntrTxEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
SpiIntrTxNotFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
SpilntrTxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.
SpilntrTxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel.



Parameter Name	Value	Description
SpilntrTxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
SpiLateMisoSampleEnable	false	When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master.
SpiMedianFilterEnable	false	When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line.
SpiMode	Master	When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master.
SpiNumberOfRxDataBits	8	When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction.
SpiNumberOfSelectLines	2	When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one slave select line. The SPI Master has up to 4 lines.
SpiNumberOfTxDataBits	8	When the SCB mode is SPI, this parameter define the number of data bits inside the SPI byte/word for TX direction.
SpiOvsFactor	6	When the SCB mode is SPI, this parameter defines the oversampling factor of SCBCLK.
SpiRemoveMiso	false	When the SCB mode is SPI, this parameter removes the MISO pin.
SpiRemoveMosi	false	When the SCB mode is SPI, this parameter removes the MOSI pin.
SpiRemoveSclk	false	When the SCB mode is SPI, this parameter removes the SCLK pin.
SpiRxBufferSize	16	When the SCB mode is SPI, this parameter defines the size of the RX buffer.
SpiRxOutputEnable	false	When the SCB mode is SPI, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.



Parameter Name	Value	Description
SpiRxTriggerLevel	15	When the SCB mode is SPI,
		this parameter defines the
		number of entries in the RX
		FIFO to control the SCB.INTR
		RX.TRIGGER interrupt event or
On On HAM and a	ODUA A ODOL	RX DMA trigger output.
SpiSclkMode	CPHA = 0, CPOL = 0	When the SCB mode is SPI,
	- 0	this parameter defines the serial clock phase (CPHA) and
		polarity (CPOL).
SpiSs0Polarity	Active Low	When the SCB mode is SPI,
Spiceon diamy	7.00.70 2017	this parameter specifies active
		polarity of slave select 0.
		Applicable only for devices
		other than PSoC 4000/PSoC
0.10.40.1.11	A .: 1	4100/PSoC 4200.
SpiSs1Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active polarity of slave select 1.
		polarity of slave select 1.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiSs2Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 2.
		Applicable only for devices
		Applicable only for devices other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiSs3Polarity	Active Low	When the SCB mode is SPI,
GP. GGG. G.G. II.,	7.00.70 _0.7	this parameter specifies active
		polarity of slave select 3.
		Applicable only for devices
		other than PSoC 4000/PSoC
CaiCubMada	Matarala	4100/PSoC 4200.
SpiSubMode	Motorola	When the SCB mode is SPI, this parameter defines the sub
		mode of the SPI as: Motorola,
		TI(Start Coincides), TI(Start
		Precedes), or National
		Semiconductor.
SpiTransferSeparation	Continuous	When the SCB mode is SPI,
		this parameter defines the type
		of SPI transfers separation as:
CniTyDufforCiao	46	continuous or separated.
SpiTxBufferSize	16	When the SCB mode is SPI, this parameter defines the size
		of the TX buffer.
SpiTxOutputEnable	false	When the SCB mode is SPI,
- Opi i AodiputEndoio	laise	this parameter enables the TX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.



Parameter Name	Value	Doscription EMBEDDED IN TO
Parameter Name SpiTxTriggerLevel	Value 15	Description When the SCB mode is SPI, this parameter defines the number of entries in the TX FIFO to control the SCB.INTRTX.TRIGGER interrupt event or TX DMA trigger output.
SpiWakeEnable	false	When the SCB mode is SPI, this parameter enables wakeup from Deep Sleep on slave select event.
UartByteModeEnable	false	When the SCB mode is UART, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartClockFromTerm	false	When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component.
UartCtsEnable	false	When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartCtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartDataRate	115200	When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled.
UartDirection	TX + RX	When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously.
UartDropOnFrameErr	false	When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event.



Parameter Name	Value	Description
UartDropOnParityErr	false	When the SCB mode is UART,
		this parameter determines
		whether the data is dropped
		from RX FIFO on a parity error
		event.
UartInterruptMode	None	When the SCB mode is UART,
		this parameter specifies the
		interrupt mode. None: Removes
		all interrupt support. Internal:
		Leaves the interrupt SCBIRQ
		inside the component - the
		interrupt terminal becomes invisible. External: Provides an
		interrupt terminal to connect an
Llandinto Displace Data at a d	falas	interrupt outside component.
UartIntrRxBreakDetected	false	This parameter enables the RX
		break detection interrupt source
Handlada Da Farana a Fara	f-1	to trigger the interrupt output.
UartIntrRxFrameErr	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.FRAME
		ERROR interrupt source.
		SCB.INTR_RX.FRAME
		ERROR trigger condition: frame error in received data frame.
UartIntrRxFull	false	
Cartifities	laise	When the SCB mode is UART, this parameter enables the
		SCB.INTR_RX.FULL interrupt
		source.
		SCB.INTR_RX.FULL trigger
		condition: RX FIFO is full.
UartIntrRxNotEmpty	false	When the SCB mode is UART,
- Cartinum an 13	15.155	this parameter enables the
		SCB.INTR RX.NOT EMPTY
		interrupt source.
		SCB.INTR_RX.NOT_EMPTY
		trigger condition: RX FIFO is not
		empty. There is at least one
		entry to get data from.
UartIntrRxOverflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.OVERFLOW
		interrupt source.
		SCB.INTR_RX.OVERFLOW
		trigger condition: attempt to
		write to a full RX FIFO.
UartIntrRxParityErr	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.PARITY
		ERROR interrupt source.
		SCB.INTR_RX.PARITY
		ERROR trigger condition: parity
		error in received data frame.



Parameter Name	Value	Description EMBEDDED IN TO
UartIntrRxTrigger	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by
UartIntrRxUnderflow	false	UartRxTriggerLevel. When the SCB mode is UART, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO.
UartIntrTxEmpty	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
UartIntrTxNotFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
UartIntrTxOverflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.
UartIntrTxTrigger	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by UartTxTriggerLevel.
UartIntrTxUartDone	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_DONE interrupt source. SCB.INTR_TX.UART_DONE trigger condition: all data are sent in to TX FIFO and the transmit FIFO and the shifter register are emptied.



Parameter Name	Value	Description
UartIntrTxUartLostArb	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.UART ARB -
		LOST interrupt source.
		SCB.INTR_TX.UART_ARB
		LOST trigger condition: UART lost arbitration, the value driven
		on the TX line is not the same
		as the value observed on the
		RX line. This event is useful
		when the transmitter and the receiver share a TX/RX line.
		Only applicable for UART
		SmartCard mode.
UartIntrTxUartNack	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR_TX.UART_NACK
		interrupt source. SCB.INTR TX.UART NACK
		trigger condition: UART
		transmitter received a negative
		acknowledgement.
		Only applicable for UART SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART,
Carana i Xonacinew	10.00	this parameter enables the
		SCB.INTR_TX.UNDERFLOW
		interrupt source.
		SCB.INTR_TX.UNDERFLOW trigger condition: attempt to
		read from an empty TX FIFO.
UartIrdaLowPower	false	When the SCB mode is UART,
		this parameter enables the low
		power receiver option. Only applicable for UART IrDA
		mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART,
		this parameter inverts the
		incoming RX line signal. Only applicable for UART IrDA
		mode.
UartMedianFilterEnable	false	When the SCB mode is UART,
		this parameter applies a digital
		3 tap median filter to the UART input line.
UartMpEnable	false	When the SCB mode is UART,
		this parameter enables the
		UART multi-processor mode. Only applicable for UART
		Standard mode.
UartMpRxAcceptAddress	false	When the SCB mode is UART,
		this parameter define whether to
		put the matched UART address into RX FIFO.
		Only applicable for UART multi-
		processor mode.



Parameter Name	Value	Description Description
UartMpRxAddress	2	When the SCB mode is UART,
Curtivipi (X/ (uci cos		this parameter defines the
		UART address.
		Only applicable for UART multi-
		processor mode.
UartMpRxAddressMask	255	When the SCB mode is UART,
		this parameter defines the
		address mask in multi-
		processor operation mode.
		Bit value 0 – excludes bit from
		address comparison. Bit value 1 – the bit needs to
		match with the corresponding
		bit of the UART address.
		Only applicable for UART multi-
		processor mode.
UartNumberOfDataBits	8 bits	When the SCB mode is UART,
		this parameter defines the
		number of data bits inside the
		UART byte/word.
UartNumberOfStopBits	1 bit	When the SCB mode is UART,
		this parameter defines the
		number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART,
		this parameter defines the
		oversampling factor of
Head Deville Terre	NI	SCBCLK.
UartParityType	None	When the SCB mode is UART,
		this parameter applies UART parity check as Odd or Even or
		discards the parity entirely.
UartRtsEnable	false	When the SCB mode is UART.
	10.00	this parameter enables the rts
		output.
		·
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartRtsPolarity	Active Low	When the SCB mode is UART,
		this parameter specifies active
		polarity of the output rts signal.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartRtsTriggerLevel	4	When the SCB mode is UART,
301 = 111		this parameter specifies the
		number of entries in the RX
		FIFO to activate the rts output
		signal. When the receiver FIFO
		has fewer entries than the
		UartRtsTriggerLevel, an rts
		output signal is activated.
		Applicable only for devices
		Applicable only for devices other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartRxBreakWidth	11	This parameter specifies the
		break width in bits.

53



Parameter Name	Value	Description
UartRxBufferSize	8	When the SCB mode is UART,
		this parameter defines the size
LlartDvQutautEnable	false	of the RX buffer. When the SCB mode is UART,
UartRxOutputEnable	laise	this parameter enables the RX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
UartRxTriggerLevel	7	When the SCB mode is UART,
		this parameter defines the
		number of entries in the RX
		FIFO to trigger control the SCB.INTR RX.TRIGGER
		interrupt event or RX DMA
		trigger output.
UartSmCardRetryOnNack	false	When the SCB mode is UART,
,		this parameter defines whether
		to send a message again when
		a NACK response is received.
		Only applicable for UART
HartCubMada	Ctondord	SmartCard mode.
UartSubMode	Standard	When the SCB mode is UART, this parameter defines the sub
		mode of UART as: Standard,
		SmartCard or IrDA.
UartTxBufferSize	8	When the SCB mode is UART,
		this parameter defines the size
		of the TX buffer.
UartTxOutputEnable	false	When the SCB mode is UART,
		this parameter enables the TX
		trigger output terminal of the component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
UartTxTriggerLevel	0	When the SCB mode is UART,
		this parameter defines the
		number of entries in the TX
		FIFO to control the SCB.INTR TX.TRIGGER interrupt event or
		TX DMA trigger output.
UartWakeEnable	false	When the SCB mode is UART.
		this parameter enables the
		wakeup from Deep Sleep on
		start bit event. The actual
		wakeup source is RX GPIO.
		The skip start UART feature
		allows it to continue receiving bytes.
User Comments		Instance-specific comments.
Coci Commento		matarioc-apconic comments.

8.6.2 Instance SPI_1_CARD

Description: Serial Communication Block (SCB)



Instance type: SCB_P4 [v4.0]
Datasheet: online component datasheet for SCB_P4

Table 20. Component Parameters for SPI_1_CARD

Parameter Name	Value	Description
Ezl2cByteModeEnable	false	When the SCB mode is EZI2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC
Ezl2cClockFromTerm	false	When the SCB mode is EZI2C, this parameter provides a clock terminal to connect a clock outside the component.
Ezl2cClockStretching	true	When the SCB mode is EZI2C, this parameter specifies whether the SCL is stretched while in EZI2C operation.
Ezl2cDataRate	100	When the SCB mode is EZI2C, this parameter defines EZI2C Data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.
Ezl2cNumberOfAddresses	1	When the SCB mode is EZI2C, this parameter defines the number of I2C slave addresses that device respond to.
Ezl2cPrimarySlaveAddress	8	When the SCB mode is EZI2C, this parameter specifies EZI2C primary 7-bits slave address (MSB ignored).
Ezl2cSecondarySlaveAddress	9	When the SCB mode is EZI2C, this parameter specifies EZI2C secondary 7-bits slave address (MSB ignored). Only applicable when EZI2C clock stretching option is set.
Ezl2cSubAddressSize	8	When the SCB mode is EZI2C, this parameter specifies the maximum size of the slave buffer that is exposed to the master: 8bits – maximum buffer size is 256 bytes, 16 bits – maximum buffer size is 65535 bytes.
Ezl2cWakeEnable	false	When the SCB mode is EZI2C, this parameter enables wakeup from Deep Sleep on I2C address match event.



Parameter Name	Value	Description
I2C Bus Voltage	3.3	When the SCB mode is I2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus.
		Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2C Bus Voltage	3.3	When the SCB mode is EZI2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2cAcceptAddress	false	When the SCB mode is I2C, this parameter specifies whether to accept the match slave address in RX FIFO or not. All slave matched addresses are ACKed. The user has to register the callback function to handle accepted addresses. This feature has to be used when more than one address support is required.
I2cAcceptGeneralCall	false	When the SCB mode is I2C, this parameter specifies whether to accept the general call address. The general call address is ACKed when accepted and NAKed otherwise. The user has to register the callback function to handle the general call address.
I2cByteModeEnable	false	When the SCB mode is I2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2cClockFromTerm	false	When the SCB mode is I2C, this parameter provides a clock terminal to connect a clock outside the component.
I2cDataRate	100	When the SCB mode is I2C, this parameter specifies the data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.



Parameter Name	Value	Description
I2cExternIntrHandler	false	When the SCB mode is I2C, this parameter specifies whether the I2C interrupt handler is configured in SCB_I2CInit(). This parameter is intended to be used by the PM/SM bus component. The modification parameter default value causes I2C mode failures.
I2cManualOversampleControl	true	When the SCB mode is I2C, this parameter specifies the method of calculating the oversampling as manual or automatic.
I2cMode	Slave	When the SCB mode is I2C, this parameter defines the I2C operation mode as: Slave, Master, Multi-Master or Multi-Master-Slave.
I2cOvsFactor	16	When the SCB mode is I2C, this parameter defines the oversampling factor of SCBCLK.
I2cOvsFactorHigh	8	When the SCB mode is I2C, this parameter defines the high oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cOvsFactorLow	8	When the SCB mode is I2C, this parameter defines the low oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cSlaveAddress	8	When the SCB mode is I2C, this parameter specifies the I2C 7-bits slave address (MSB ignored).
I2cSlaveAddressMask	254	When the SCB mode is I2C, this parameter specifies the I2C Slave address mask. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the I2C slave address.
I2cWakeEnable	false	When the SCB mode is I2C, this parameter enables wakeup from Deep Sleep on an I2C address match event.
ScbMisoSdaTxEnable	true	This parameter defines the availability of the spi_miso_i2csda_uart_tx pin.
ScbMode	SPI	This parameter defines the mode of operation for the SCB component.
ScbMosiSclRxEnable	true	This parameter defines the availability of the spi_mosi_i2cscl_uart_rx pin.



Parameter Name	Value	Description
ScbRxWakeIrqEnable	false	This parameter defines the
		availability of the spi_mosi_i2c
		scl_uart_rx_wake pin.
ScbSclkEnable	false	This parameter defines the
		availability of the sclk pin.
ScbSs0Enable	false	This parameter defines the
		availability of the ss0 pin.
ScbSs1Enable	false	This parameter defines the
		availability of the ss1 pin.
ScbSs2Enable	false	This parameter defines the
		availability of the ss2 pin.
ScbSs3Enable	false	This parameter defines the
		availability of the ss3 pin.
Show EZI2C Terminals	false	When the SCB mode is EZI2C,
		this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
01 100 T		the pins.
Show I2C Terminals	false	When the SCB mode is I2C, this
		parameter removes internal pins
		and expose signals to terminals.
		The exposed terminals must be
Show SPI Terminals	false	connected to the pins.
Show SPI Terminals	laise	When the SCB mode is SPI, this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins or SmartIO component.
Show UART Terminals	false	When the SCB mode is UART,
	10.00	this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins or SmartIO component.
Slew Rate	Fast	When the SCB mode is EZI2C,
		this parameter specifies the
		slew rate settings of the I2C
		pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than 400 kbps. This option also
		requires the I2C bus voltage to
		be defined.Refer to the Device
		Datasheet to determine which
		pins are GPIO OVT capable.
	1	



Parameter Name	Value	Description
Slew Rate	Fast	When the SCB mode is I2C, this
Olew Itale	i dot	parameter specifies the slew
		rate settings of the I2C pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined. Refer to the Device
		Datasheet to determine which
CniDitData	0000	pins are GPIO_OVT capable.
SpiBitRate	8000	When the SCB mode is SPI,
		this parameter specifies the Bit
		rate in kbps (up to 8000 kbps);
		the actual rate may differ based
		on available clock frequency
		and component settings. This
		parameter has no effect if the
		Clock from terminal parameter
		is enabled.
SpiBitsOrder	MSB First	When the SCB mode is SPI,
		this parameter defines the bit
		order as: MSB first or LSB first.
SpiByteModeEnable	false	When the SCB mode is SPI,
		this parameter specifies the
		number of bits per FIFO data
		element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiClockFromTerm	false	When the SCB mode is SPI,
		this parameter provides a clock
		terminal to connect a clock
		outside the component.
SpiFreeRunningSclk	false	When the SCB mode is SPI,
		this parameter specifies the
		SCLK generation by the master
		as: gated or free running
		(continuous).
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.



Parameter Name	Value	Description
SpilnterruptMode	None	When the SCB mode is SPI, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside the component.
SpilntrMasterSpiDone	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_M. SPI_DONE interrupt source. SCB.INTR_M. SPI_DONE: all data are sent into TX FIFO and the TX FIFO and the TX FIFO and the Shifter register are emptied. Only applicable for SPI Master mode.
SpiIntrRxFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
SpiIntrRxNotEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.
SpiIntrRxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
SpiIntrRxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by SpiRxTriggerLevel.
SpiIntrRxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO.



Parameter Name	Value	Description
SpiIntrSlaveBusError	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_SLAVE.BUSERROR interrupt source. SCB.INTR_SLAVE.BUSERROR trigger condition: slave select line is deselected at an unexpected time in the SPI transfer. Only applicable for SPI Slave mode.
SpiIntrTxEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
SpiIntrTxNotFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
SpilntrTxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.
SpiIntrTxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel.
SpiIntrTxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
SpiLateMisoSampleEnable	false	When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master.
SpiMedianFilterEnable	false	When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line.



Parameter Name	Value	Description
SpiMode	Master	When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master.
SpiNumberOfRxDataBits	8	When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction.
SpiNumberOfSelectLines	1	When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one slave select line. The SPI Master has up to 4 lines.
SpiNumberOfTxDataBits	8	When the SCB mode is SPI, this parameter define the number of data bits inside the SPI byte/word for TX direction.
SpiOvsFactor	6	When the SCB mode is SPI, this parameter defines the oversampling factor of SCBCLK.
SpiRemoveMiso	false	When the SCB mode is SPI, this parameter removes the MISO pin.
SpiRemoveMosi	false	When the SCB mode is SPI, this parameter removes the MOSI pin.
SpiRemoveSclk	false	When the SCB mode is SPI, this parameter removes the SCLK pin.
SpiRxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the RX buffer.
SpiRxOutputEnable	false	When the SCB mode is SPI, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
SpiRxTriggerLevel	7	When the SCB mode is SPI, this parameter defines the number of entries in the RX FIFO to control the SCB.INTRRX.TRIGGER interrupt event or RX DMA trigger output.
SpiSclkMode	CPHA = 0, CPOL = 0	When the SCB mode is SPI, this parameter defines the serial clock phase (CPHA) and polarity (CPOL).
SpiSs0Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 0. Applicable only for devices other than PSoC 4000/PSoC
		4100/PSoC 4200.



Parameter Name	Value	Description
SpiSs1Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 1.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSs2Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 2.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSs3Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 3. Applicable only for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSubMode	Motorola	When the SCB mode is SPI, this parameter defines the sub mode of the SPI as: Motorola, TI(Start Coincides), TI(Start Precedes), or National Semiconductor.
SpiTransferSeparation	Continuous	When the SCB mode is SPI, this parameter defines the type of SPI transfers separation as: continuous or separated.
SpiTxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the TX buffer.
SpiTxOutputEnable	false	When the SCB mode is SPI, this parameter enables the TX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
SpiTxTriggerLevel	0	When the SCB mode is SPI, this parameter defines the number of entries in the TX FIFO to control the SCB.INTRTX.TRIGGER interrupt event or TX DMA trigger output.
SpiWakeEnable	false	When the SCB mode is SPI, this parameter enables wakeup from Deep Sleep on slave select event.



Parameter Name	Value	Description
UartByteModeEnable	false	When the SCB mode is UART,
		this parameter specifies the number of bits per FIFO data
		element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartClockFromTerm	false	When the SCB mode is UART, this parameter provides a clock
		terminal to connect a clock
		outside the component.
UartCtsEnable	false	When the SCB mode is UART,
		this parameter enables the cts input.
		Only applicable for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
UartCtsPolarity	Active Low	When the SCB mode is UART,
		this parameter specifies active
		polarity of an input cts signal.
		Only applicable for devices
		other than PSoC 4000/PSoC
UartDataRate	115200	4100/PSoC 4200. When the SCB mode is UART,
Varibalanale	115200	this parameter specifies the
		Baud rate in bps (up to 1000
		kbps); the actual rate may differ
		based on available clock frequency and component
		settings. This parameter has no
		effect if the Clock from terminal
UartDirection	TX + RX	parameter is enabled. When the SCB mode is UART,
Cartonoun	177.100	this parameter enables RX or
		TX direction or both
	foloo	simultaneously.
UartDropOnFrameErr	false	When the SCB mode is UART, this parameter defines whether
		the data is dropped from RX
LL (D 0 D " 5		FIFO on a frame error event.
UartDropOnParityErr	false	When the SCB mode is UART, this parameter determines
		whether the data is dropped
		from RX FIFO on a parity error
		event.



Parameter Name	Value	Description
UartInterruptMode	None	When the SCB mode is UART, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside component.
UartIntrRxBreakDetected	false	This parameter enables the RX break detection interrupt source to trigger the interrupt output.
UartIntrRxFrameErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAME ERROR interrupt source. SCB.INTR_RX.FRAME ERROR trigger condition: frame error in received data frame.
UartIntrRxFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
UartIntrRxNotEmpty	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.
UartIntrRxOverflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
UartIntrRxParityErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source. SCB.INTR_RX.PARITY ERROR trigger condition: parity error in received data frame.
UartIntrRxTrigger	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by UartRxTriggerLevel.



Parameter Name	Value	Description
UartIntrRxUnderflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.UNDERFLOW
		interrupt source.
		SCB.INTR_RX.UNDERFLOW
		trigger condition: attempt to read from an empty RX FIFO.
UartIntrTxEmpty	false	When the SCB mode is UART,
Cartina FAETIPLY	laise	this parameter enables the
		SCB.INTR_TX.EMPTY interrupt
		source.
		SCB.INTR_TX.EMPTY trigger
		condition: TX FIFO is empty.
UartIntrTxNotFull	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.NOT FULL
		interrupt source.
		SCB.INTR TX.NOT FULL
		trigger condition: TX FIFO is not
		full. There is at least one entry
		to put data.
UartIntrTxOverflow	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.OVERFLOW
		interrupt source.
		SCB.INTR TX.OVERFLOW
		trigger condition: attempt to
		write to a full TX FIFO.
UartIntrTxTrigger	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.TRIGGER
		interrupt source. SCB.INTR TX.TRIGGER
		trigger condition: remains active
		until TX FIFO has fewer entries
		than the value specified by
		UartTxTriggerLevel.
UartIntrTxUartDone	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR_TX.UART_DONE
		interrupt source.
		SCB.INTR TX.UART DONE
		trigger condition: all data are
		sent in to TX FIFO and the
		transmit FIFO and the shifter
Llowboats Tallowblook And	foloo	register are emptied.
UartIntrTxUartLostArb	false	When the SCB mode is UART, this parameter enables the
		SCB.INTR_TX.UART_ARB
		LOST interrupt source.
		SCB.INTR_TX.UART_ARB
		LOST trigger condition: UART
		lost arbitration, the value driven
		on the TX line is not the same as the value observed on the
		RX line. This event is useful
		when the transmitter and the
		receiver share a TX/RX line.
		Only applicable for UART
	40/45/0040 40:40	SmartCard mode.



Parameter Name	Value	Description
UartIntrTxUartNack	false	When the SCB mode is UART,
Carana i Xoara taok	10.00	this parameter enables the
		SCB.INTR TX.UART NACK
		interrupt source.
		SCB.INTR_TX.UART_NACK
		trigger condition: UART
		transmitter received a negative
		acknowledgement.
		Only applicable for UART
Lieutinte Tellie de effect	f-1	SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART, this parameter enables the
		SCB.INTR TX.UNDERFLOW
		interrupt source.
		SCB.INTR TX.UNDERFLOW
		trigger condition: attempt to
		read from an empty TX FIFO.
UartIrdaLowPower	false	When the SCB mode is UART,
		this parameter enables the low
		power receiver option.
		Only applicable for UART IrDA
		mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART,
		this parameter inverts the
		incoming RX line signal. Only applicable for UART IrDA
		mode.
UartMedianFilterEnable	false	When the SCB mode is UART,
Curtivicularii ilici Eriabic	laise	this parameter applies a digital
		3 tap median filter to the UART
		input line.
UartMpEnable	false	When the SCB mode is UART,
		this parameter enables the
		UART multi-processor mode.
		Only applicable for UART
Llowth to Day A count Andreas	foloo	Standard mode.
UartMpRxAcceptAddress	false	When the SCB mode is UART, this parameter define whether to
		put the matched UART address
		into RX FIFO.
		Only applicable for UART multi-
		processor mode.
UartMpRxAddress	2	When the SCB mode is UART,
		this parameter defines the
		UART address.
		Only applicable for UART multi-
	0.55	processor mode.
UartMpRxAddressMask	255	When the SCB mode is UART,
		this parameter defines the address mask in multi-
		processor operation mode.
		Bit value 0 – excludes bit from
		address comparison.
		Bit value 1 – the bit needs to
		match with the corresponding
		bit of the UART address.
		Only applicable for UART multi-
		processor mode.



Parameter Name	Value	Description
UartNumberOfDataBits	8 bits	When the SCB mode is UART, this parameter defines the number of data bits inside the UART byte/word.
UartNumberOfStopBits	1 bit	When the SCB mode is UART, this parameter defines the number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART, this parameter defines the oversampling factor of SCBCLK.
UartParityType	None	When the SCB mode is UART, this parameter applies UART parity check as Odd or Even or discards the parity entirely.
UartRtsEnable	false	When the SCB mode is UART, this parameter enables the rts output. Applicable only for devices other than PSoC 4000/PSoC
LlastDta Dalasits	A attion 1 and	4100/PSoC 4200.
UartRtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of the output rts signal. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRtsTriggerLevel	4	When the SCB mode is UART, this parameter specifies the number of entries in the RX FIFO to activate the rts output signal. When the receiver FIFO has fewer entries than the UartRtsTriggerLevel, an rts output signal is activated. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRxBreakWidth	11	This parameter specifies the break width in bits.
UartRxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the RX buffer.
UartRxOutputEnable	false	When the SCB mode is UART, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.



Daramatar Nama	Value	Docorintian EMBEDDED IN TO
Parameter Name	Value	Description
UartRxTriggerLevel	7	When the SCB mode is UART,
		this parameter defines the
		number of entries in the RX
		FIFO to trigger control the
		SCB.INTR_RX.TRIGGER
		interrupt event or RX DMA
		trigger output.
UartSmCardRetryOnNack	false	When the SCB mode is UART,
		this parameter defines whether
		to send a message again when
		a NACK response is received.
		Only applicable for UART
		SmartCard mode.
UartSubMode	Standard	When the SCB mode is UART,
		this parameter defines the sub
		mode of UART as: Standard,
		SmartCard or IrDA.
UartTxBufferSize	8	When the SCB mode is UART.
GarrixBanoroizo		this parameter defines the size
		of the TX buffer.
UartTxOutputEnable	false	When the SCB mode is UART,
GarrixGatpatEnable	laido	this parameter enables the TX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
UartTxTriggerLevel	0	When the SCB mode is UART,
Garrixinggorzovor		this parameter defines the
		number of entries in the TX
		FIFO to control the SCB.INTR -
		TX.TRIGGER interrupt event or
		TX DMA trigger output.
UartWakeEnable	false	When the SCB mode is UART,
CartranoLinable	laise	this parameter enables the
		wakeup from Deep Sleep on
		start bit event. The actual
		wakeup source is RX GPIO.
		The skip start UART feature
		allows it to continue receiving
		bytes.
User Comments		Instance-specific comments.
OSCI COMMENTS		matanice-specific comments.

8.6.3 Instance UART_0_FPC

Description: Serial Communication Block (SCB)

Instance type: SCB_P4 [v4.0]

Datasheet: online component datasheet for SCB_P4

Table 21. Component Parameters for UART_0_FPC



Parameter Name	Value	Description
EzI2cByteModeEnable	false	When the SCB mode is EZI2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC
Ezl2cClockFromTerm	false	4100/PSoC 4200.
EZIZCOIOCKFIOIITEIIII	laise	When the SCB mode is EZI2C, this parameter provides a clock terminal to connect a clock outside the component.
Ezl2cClockStretching	true	When the SCB mode is EZI2C, this parameter specifies whether the SCL is stretched while in EZI2C operation.
Ezl2cDataRate	100	When the SCB mode is EZI2C, this parameter defines EZI2C Data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.
Ezl2cNumberOfAddresses	1	When the SCB mode is EZI2C, this parameter defines the number of I2C slave addresses that device respond to.
Ezl2cPrimarySlaveAddress	8	When the SCB mode is EZI2C, this parameter specifies EZI2C primary 7-bits slave address (MSB ignored).
Ezl2cSecondarySlaveAddress	9	When the SCB mode is EZI2C, this parameter specifies EZI2C secondary 7-bits slave address (MSB ignored). Only applicable when EZI2C clock stretching option is set.
EzI2cSubAddressSize	8	When the SCB mode is EZI2C, this parameter specifies the maximum size of the slave buffer that is exposed to the master: 8bits – maximum buffer size is 256 bytes, 16 bits – maximum buffer size is 65535 bytes.
Ezl2cWakeEnable	false	When the SCB mode is EZI2C, this parameter enables wakeup from Deep Sleep on I2C address match event.



Parameter Name	Value	Description
I2C Bus Voltage	3.3	When the SCB mode is I2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus.
		Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2C Bus Voltage	3.3	When the SCB mode is EZI2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus. Only applicable for devices other than PSoC 4000/PSoC
I2cAcceptAddress	false	When the SCB mode is I2C, this parameter specifies whether to accept the match slave address in RX FIFO or not. All slave matched addresses are ACKed. The user has to register the callback function to handle accepted addresses. This feature has to be used when more than one address support is required.
I2cAcceptGeneralCall	false	When the SCB mode is I2C, this parameter specifies whether to accept the general call address. The general call address is ACKed when accepted and NAKed otherwise. The user has to register the callback function to handle the general call address.
I2cByteModeEnable	false	When the SCB mode is I2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2cClockFromTerm	false	When the SCB mode is I2C, this parameter provides a clock terminal to connect a clock outside the component.
I2cDataRate	100	When the SCB mode is I2C, this parameter specifies the data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.



Parameter Name	Value	Description
I2cExternIntrHandler	false	When the SCB mode is I2C, this parameter specifies whether the I2C interrupt handler is configured in SCB_I2CInit(). This parameter is intended to be used by the PM/SM bus component. The modification parameter default value causes I2C mode failures.
I2cManualOversampleControl	true	When the SCB mode is I2C, this parameter specifies the method of calculating the oversampling as manual or automatic.
I2cMode	Slave	When the SCB mode is I2C, this parameter defines the I2C operation mode as: Slave, Master, Multi-Master or Multi-Master-Slave.
I2cOvsFactor	16	When the SCB mode is I2C, this parameter defines the oversampling factor of SCBCLK.
I2cOvsFactorHigh	8	When the SCB mode is I2C, this parameter defines the high oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cOvsFactorLow	8	When the SCB mode is I2C, this parameter defines the low oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cSlaveAddress	8	When the SCB mode is I2C, this parameter specifies the I2C 7-bits slave address (MSB ignored).
I2cSlaveAddressMask	254	When the SCB mode is I2C, this parameter specifies the I2C Slave address mask. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the I2C slave address.
I2cWakeEnable	false	When the SCB mode is I2C, this parameter enables wakeup from Deep Sleep on an I2C address match event.
ScbMisoSdaTxEnable	true	This parameter defines the availability of the spi_miso_i2csda_uart_tx pin.
ScbMode	UART	This parameter defines the mode of operation for the SCB component.
ScbMosiSclRxEnable	true	This parameter defines the availability of the spi_mosi_i2cscl_uart_rx pin.



Parameter Name	Value	Description Description
ScbRxWakeIrgEnable	false	This parameter defines the
oobi ottration quinable	10.00	availability of the spi_mosi_i2c
		scl_uart_rx_wake pin.
ScbSclkEnable	false	This parameter defines the
- COSCONE NASIO	laise	availability of the sclk pin.
ScbSs0Enable	false	This parameter defines the
COSCOCINGSIO	laide	availability of the ss0 pin.
ScbSs1Enable	false	This parameter defines the
COSCO I ENGINE	laise	availability of the ss1 pin.
ScbSs2Enable	false	This parameter defines the
Coscozzilasio	10.00	availability of the ss2 pin.
ScbSs3Enable	false	This parameter defines the
- COSCOCINASIO	10.00	availability of the ss3 pin.
Show EZI2C Terminals	false	When the SCB mode is EZI2C,
Show EE120 Formingio	10.00	this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins.
Show I2C Terminals	false	When the SCB mode is I2C, this
		parameter removes internal pins
		and expose signals to terminals.
		The exposed terminals must be
		connected to the pins.
Show SPI Terminals	false	When the SCB mode is SPI,
		this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins or SmartIO component.
Show UART Terminals	false	When the SCB mode is UART,
		this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
Class Data	Гос	the pins or SmartIO component.
Slew Rate	Fast	When the SCB mode is EZI2C,
		this parameter specifies the
		slew rate settings of the I2C pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined.Refer to the Device
		Datasheet to determine which
		pins are GPIO_OVT capable.



Parameter Name	Value	Description
Slew Rate	Fast	When the SCB mode is I2C, this
		parameter specifies the slew
		rate settings of the I2C pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined. Refer to the Device
		Datasheet to determine which
		pins are GPIO_OVT capable.
SpiBitRate	1000	When the SCB mode is SPI,
		this parameter specifies the Bit
		rate in kbps (up to 8000 kbps);
		the actual rate may differ based
		on available clock frequency
		and component settings. This
		parameter has no effect if the
		Clock from terminal parameter
		is enabled.
SpiBitsOrder	MSB First	When the SCB mode is SPI,
Opibiloorder	WODTHOU	this parameter defines the bit
		order as: MSB first or LSB first.
SpiByteModeEnable	false	When the SCB mode is SPI,
SpidytewodeLhable	laise	this parameter specifies the
		number of bits per FIFO data
		element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		departs to entites.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiClockFromTerm	false	When the SCB mode is SPI,
	laise	this parameter provides a clock
		terminal to connect a clock
		outside the component.
SpiFreeRunningSclk	false	When the SCB mode is SPI,
Opii recixuriningouk	iaise	this parameter specifies the
		SCLK generation by the master
		as: gated or free running
		(continuous).
		(continuous).
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
		4100/5000 4200.



Parameter Name	Value	Description EMBEDDED IN TO
SpilnterruptMode	None	When the SCB mode is SPI, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside the component.
SpiIntrMasterSpiDone	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_M. SPI_DONE interrupt source. SCB.INTR_M. SPI_DONE: all data are sent into TX FIFO and the TX FIFO and the TX FIFO and the TX FIFO and the Shifter register are emptied. Only applicable for SPI Master mode.
SpilntrRxFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
SpilntrRxNotEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.
SpiIntrRxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
SpiIntrRxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by SpiRxTriggerLevel.
SpiIntrRxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO.



Parameter Name	Value	Description
SpilntrSlaveBusError	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_SLAVE.BUSERROR interrupt source. SCB.INTR_SLAVE.BUSERROR trigger condition: slave select line is deselected at an unexpected time in the SPI transfer. Only applicable for SPI Slave mode.
SpiIntrTxEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
SpiIntrTxNotFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
SpilntrTxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.
SpiIntrTxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel.
SpilntrTxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
SpiLateMisoSampleEnable	false	When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master.
SpiMedianFilterEnable	false	When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line.



- · · · · ·		EMBEDDED IN TO
Parameter Name	Value	Description
SpiMode	Slave	When the SCB mode is SPI,
		this parameter selects SPI
		mode of operation as: Slave or
		Master.
SpiNumberOfRxDataBits	8	When the SCB mode is SPI,
'		this parameter specifies the
		number of data bits inside the
		SPI byte/word for RX direction.
SpiNumberOfSelectLines	1	When the SCB mode is SPI,
Opin turnoci OrocicotEmes	ı	this parameter defines the
		number of slave select lines.
		The SPI Slave has only one
		slave select line. The SPI
		Master has up to 4 lines.
ConiNi, work and CTI. Data Dita	0	
SpiNumberOfTxDataBits	8	When the SCB mode is SPI,
		this parameter define the
		number of data bits inside the
		SPI byte/word for TX direction.
SpiOvsFactor	16	When the SCB mode is SPI,
		this parameter defines the
		oversampling factor of
		SCBCLK.
SpiRemoveMiso	false	When the SCB mode is SPI,
·		this parameter removes the
		MISO pin.
SpiRemoveMosi	false	When the SCB mode is SPI,
	10.00	this parameter removes the
		MOSI pin.
SpiRemoveSclk	false	When the SCB mode is SPI,
Opirtemoveocik	idise	this parameter removes the
Conitro Double and in a	0	SCLK pin.
SpiRxBufferSize	8	When the SCB mode is SPI,
		this parameter defines the size
		of the RX buffer.
SpiRxOutputEnable	false	When the SCB mode is SPI,
		this parameter enables the RX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
SpiRxTriggerLevel	7	When the SCB mode is SPI,
		this parameter defines the
		number of entries in the RX
		FIFO to control the SCB.INTR -
		RX.TRIGGER interrupt event or
		RX DMA trigger output.
SpiSclkMode	CPHA = 0, CPOL	When the SCB mode is SPI,
- Spidolikivious	= 0	this parameter defines the serial
	- 0	clock phase (CPHA) and
		polarity (CPOL).
SpiSaODolority	A office Laser	
SpiSs0Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 0.
		Applicable only for device -
		Applicable only for devices
1		other than PSoC 4000/PSoC
		4100/PSoC 4200.



Parameter Name	Value	Description
SpiSs1Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 1.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSs2Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 2.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSs3Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 3. Applicable only for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSubMode	Motorola	When the SCB mode is SPI, this parameter defines the sub mode of the SPI as: Motorola, TI(Start Coincides), TI(Start Precedes), or National Semiconductor.
SpiTransferSeparation	Continuous	When the SCB mode is SPI, this parameter defines the type of SPI transfers separation as: continuous or separated.
SpiTxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the TX buffer.
SpiTxOutputEnable	false	When the SCB mode is SPI, this parameter enables the TX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
SpiTxTriggerLevel	0	When the SCB mode is SPI, this parameter defines the number of entries in the TX FIFO to control the SCB.INTRTX.TRIGGER interrupt event or TX DMA trigger output.
SpiWakeEnable	false	When the SCB mode is SPI, this parameter enables wakeup from Deep Sleep on slave select event.



Parameter Name	Value	Description
UartByteModeEnable	false	When the SCB mode is UART,
		this parameter specifies the
		number of bits per FIFO data element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
UartClockFromTerm	false	When the SCB mode is UART,
		this parameter provides a clock terminal to connect a clock
11.10.5.11		outside the component.
UartCtsEnable	false	When the SCB mode is UART, this parameter enables the cts input.
		Only applicable for devices other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartCtsPolarity	Active Low	When the SCB mode is UART,
		this parameter specifies active
		polarity of an input cts signal.
		Only applicable for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
UartDataRate	57600	When the SCB mode is UART,
		this parameter specifies the Baud rate in bps (up to 1000
		kbps); the actual rate may differ
		based on available clock
		frequency and component
		settings. This parameter has no
		effect if the Clock from terminal parameter is enabled.
UartDirection	TX + RX	When the SCB mode is UART,
		this parameter enables RX or
		TX direction or both
		simultaneously.
UartDropOnFrameErr	false	When the SCB mode is UART, this parameter defines whether
		the data is dropped from RX
		FIFO on a frame error event.
UartDropOnParityErr	false	When the SCB mode is UART,
		this parameter determines
		whether the data is dropped from RX FIFO on a parity error
		event.
	I	5.5110



Parameter Name	Value	Description
UartInterruptMode	Internal	When the SCB mode is UART, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside component.
UartIntrRxBreakDetected	false	This parameter enables the RX break detection interrupt source to trigger the interrupt output.
UartIntrRxFrameErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAME ERROR interrupt source. SCB.INTR_RX.FRAME ERROR trigger condition: frame error in received data frame.
UartIntrRxFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
UartIntrRxNotEmpty	true	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.
UartIntrRxOverflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
UartIntrRxParityErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITYERROR interrupt source. SCB.INTR_RX.PARITYERROR trigger condition: parity error in received data frame.
UartIntrRxTrigger	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by UartRxTriggerLevel.



80

1	CYPRE
	Description
faise	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW
	trigger condition: attempt to read from an empty RX FIFO.
false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.
false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by UartTxTriggerLevel.
false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_DONE interrupt source. SCB.INTR_TX.UART_DONE trigger condition: all data are sent in to TX FIFO and the transmit FIFO and the shifter register are emptied.
false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_ARBLOST interrupt source. SCB.INTR_TX.UART_ARBLOST trigger condition: UART lost arbitration, the value driven on the TX line is not the same as the value observed on the RX line. This event is useful when the transmitter and the receiver share a TX/RX line. Only applicable for UART SmartCard mode.
	false



Parameter Name	Value	Description
UartIntrTxUartNack	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_NACK interrupt source. SCB.INTR_TX.UART_NACK trigger condition: UART transmitter received a negative acknowledgement. Only applicable for UART SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
UartIrdaLowPower	false	When the SCB mode is UART, this parameter enables the low power receiver option. Only applicable for UART IrDA mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART, this parameter inverts the incoming RX line signal. Only applicable for UART IrDA mode.
UartMedianFilterEnable	false	When the SCB mode is UART, this parameter applies a digital 3 tap median filter to the UART input line.
UartMpEnable	false	When the SCB mode is UART, this parameter enables the UART multi-processor mode. Only applicable for UART Standard mode.
UartMpRxAcceptAddress	false	When the SCB mode is UART, this parameter define whether to put the matched UART address into RX FIFO. Only applicable for UART multiprocessor mode.
UartMpRxAddress	2	When the SCB mode is UART, this parameter defines the UART address. Only applicable for UART multiprocessor mode.
UartMpRxAddressMask	255	When the SCB mode is UART, this parameter defines the address mask in multiprocessor operation mode. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the UART address. Only applicable for UART multiprocessor mode.



Parameter Name	Value	Description
UartNumberOfDataBits	8 bits	When the SCB mode is UART, this parameter defines the number of data bits inside the UART byte/word.
UartNumberOfStopBits	1 bit	When the SCB mode is UART, this parameter defines the number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART, this parameter defines the oversampling factor of SCBCLK.
UartParityType	None	When the SCB mode is UART, this parameter applies UART parity check as Odd or Even or discards the parity entirely.
UartRtsEnable	false	When the SCB mode is UART, this parameter enables the rts output. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of the output rts signal. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRtsTriggerLevel	4	When the SCB mode is UART, this parameter specifies the number of entries in the RX FIFO to activate the rts output signal. When the receiver FIFO has fewer entries than the UartRtsTriggerLevel, an rts output signal is activated. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRxBreakWidth	11	This parameter specifies the break width in bits.
UartRxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the RX buffer.
UartRxOutputEnable	false	When the SCB mode is UART, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.



Parameter Name	Value	Description
UartRxTriggerLevel	7	When the SCB mode is UART,
		this parameter defines the
		number of entries in the RX
		FIFO to trigger control the
		SCB.INTR_RX.TRIGGER
		interrupt event or RX DMA
		trigger output.
UartSmCardRetryOnNack	false	When the SCB mode is UART,
		this parameter defines whether
		to send a message again when
		a NACK response is received.
		Only applicable for UART
11 10 111	01 1 1	SmartCard mode.
UartSubMode	Standard	When the SCB mode is UART,
		this parameter defines the sub
		mode of UART as: Standard, SmartCard or IrDA.
UartTxBufferSize	0	
UartixBuπerSize	8	When the SCB mode is UART,
		this parameter defines the size of the TX buffer.
HowtTvOvitovitChable	false	When the SCB mode is UART.
UartTxOutputEnable	laise	1
		this parameter enables the TX trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
UartTxTriggerLevel	0	When the SCB mode is UART,
		this parameter defines the
		number of entries in the TX
		FIFO to control the SCB.INTR
		TX.TRIGGER interrupt event or
		TX DMA trigger output.
UartWakeEnable	false	When the SCB mode is UART,
		this parameter enables the
		wakeup from Deep Sleep on
		start bit event. The actual
		wakeup source is RX GPIO.
		The skip start UART feature
		allows it to continue receiving
		bytes.
User Comments		Instance-specific comments.

8.6.4 Instance UART_1_BLE

Description: Serial Communication Block (SCB)

Instance type: SCB_P4 [v4.0]

Datasheet: online component datasheet for SCB_P4

Table 22. Component Parameters for UART_1_BLE



Parameter Name	Value	Description
Ezl2cByteModeEnable	false	When the SCB mode is EZI2C,
		this parameter specifies the
		number of bits per FIFO data element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
Ezl2cClockFromTerm	false	When the SCB mode is EZI2C,
		this parameter provides a clock terminal to connect a clock
		outside the component.
Ezl2cClockStretching	true	When the SCB mode is EZI2C,
		this parameter specifies
		whether the SCL is stretched
		while in EZI2C operation.
Ezl2cDataRate	100	When the SCB mode is EZI2C,
		this parameter defines EZI2C
		Data rate in kbps. The standard data rates are: 100, 400 and
		1000 kbps.
Ezl2cNumberOfAddresses	1	When the SCB mode is EZI2C,
		this parameter defines the
		number of I2C slave addresses
Ezl2cPrimarySlaveAddress	8	that device respond to. When the SCB mode is EZI2C,
EZIZCETIITIATYSIAVEAUUTESS	0	this parameter specifies EZI2C
		primary 7-bits slave address
		(MSB ignored).
Ezl2cSecondarySlaveAddress	9	When the SCB mode is EZI2C,
		this parameter specifies EZI2C
		secondary 7-bits slave address (MSB ignored).
		Only applicable when EZI2C
		clock stretching option is set.
Ezl2cSubAddressSize	8	When the SCB mode is EZI2C,
		this parameter specifies the
		maximum size of the slave
		buffer that is exposed to the
		master: 8bits – maximum buffer size is 256 bytes, 16 bits –
		maximum buffer size is 65535
		bytes.
Ezl2cWakeEnable	false	When the SCB mode is EZI2C,
		this parameter enables wakeup
		from Deep Sleep on I2C
		address match event.



Parameter Name	Value	Description
I2C Bus Voltage	3.3	When the SCB mode is I2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus.
		Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2C Bus Voltage	3.3	When the SCB mode is EZI2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2cAcceptAddress	false	When the SCB mode is I2C, this parameter specifies whether to accept the match slave address in RX FIFO or not. All slave matched addresses are ACKed. The user has to register the callback function to handle accepted addresses. This feature has to be used when more than one address support is required.
I2cAcceptGeneralCall	false	When the SCB mode is I2C, this parameter specifies whether to accept the general call address. The general call address is ACKed when accepted and NAKed otherwise. The user has to register the callback function to handle the general call address.
I2cByteModeEnable	false	When the SCB mode is I2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2cClockFromTerm	false	When the SCB mode is I2C, this parameter provides a clock terminal to connect a clock outside the component.
I2cDataRate	100	When the SCB mode is I2C, this parameter specifies the data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.



Parameter Name	Value	Description
I2cExternIntrHandler	false	When the SCB mode is I2C, this parameter specifies whether the I2C interrupt handler is configured in SCB_I2CInit(). This parameter is intended to be used by the PM/SM bus component. The modification parameter default value causes I2C mode failures.
I2cManualOversampleControl	true	When the SCB mode is I2C, this parameter specifies the method of calculating the oversampling as manual or automatic.
I2cMode	Slave	When the SCB mode is I2C, this parameter defines the I2C operation mode as: Slave, Master, Multi-Master or Multi-Master-Slave.
I2cOvsFactor	16	When the SCB mode is I2C, this parameter defines the oversampling factor of SCBCLK.
I2cOvsFactorHigh	8	When the SCB mode is I2C, this parameter defines the high oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cOvsFactorLow	8	When the SCB mode is I2C, this parameter defines the low oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cSlaveAddress	8	When the SCB mode is I2C, this parameter specifies the I2C 7-bits slave address (MSB ignored).
I2cSlaveAddressMask	254	When the SCB mode is I2C, this parameter specifies the I2C Slave address mask. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the I2C slave address.
I2cWakeEnable	false	When the SCB mode is I2C, this parameter enables wakeup from Deep Sleep on an I2C address match event.
ScbMisoSdaTxEnable	true	This parameter defines the availability of the spi_miso_i2csda_uart_tx pin.
ScbMode	UART	This parameter defines the mode of operation for the SCB component.
ScbMosiSclRxEnable	true	This parameter defines the availability of the spi_mosi_i2cscl_uart_rx pin.



Parameter Name	Value	Description
ScbRxWakeIrqEnable	false	This parameter defines the
		availability of the spi_mosi_i2c
		scl_uart_rx_wake pin.
ScbSclkEnable	false	This parameter defines the
		availability of the sclk pin.
ScbSs0Enable	false	This parameter defines the
		availability of the ss0 pin.
ScbSs1Enable	false	This parameter defines the
		availability of the ss1 pin.
ScbSs2Enable	false	This parameter defines the
		availability of the ss2 pin.
ScbSs3Enable	false	This parameter defines the
		availability of the ss3 pin.
Show EZI2C Terminals	false	When the SCB mode is EZI2C,
		this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins.
Show I2C Terminals	false	When the SCB mode is I2C, this
		parameter removes internal pins
		and expose signals to terminals.
		The exposed terminals must be
		connected to the pins.
Show SPI Terminals	false	When the SCB mode is SPI,
		this parameter removes internal
		pins and expose signals to
		terminals. The exposed terminals must be connected to
		the pins or SmartIO component.
Show UART Terminals	false	When the SCB mode is UART,
Show dar Terminais	laise	this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins or SmartIO component.
Slew Rate	Fast	When the SCB mode is EZI2C,
Sion rate	. 401	this parameter specifies the
		slew rate settings of the I2C
		pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined.Refer to the Device
		Datasheet to determine which
		pins are GPIO_OVT capable.



Parameter Name	Value	Description
Slew Rate	Fast	When the SCB mode is I2C, this
Olew Itale	1 431	parameter specifies the slew
		rate settings of the I2C pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined. Refer to the Device
		Datasheet to determine which
CniDitData	1000	pins are GPIO_OVT capable.
SpiBitRate	1000	When the SCB mode is SPI,
		this parameter specifies the Bit
		rate in kbps (up to 8000 kbps);
		the actual rate may differ based
		on available clock frequency
		and component settings. This
		parameter has no effect if the
		Clock from terminal parameter
		is enabled.
SpiBitsOrder	MSB First	When the SCB mode is SPI,
		this parameter defines the bit
		order as: MSB first or LSB first.
SpiByteModeEnable	false	When the SCB mode is SPI,
		this parameter specifies the
		number of bits per FIFO data
		element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiClockFromTerm	false	When the SCB mode is SPI,
		this parameter provides a clock
		terminal to connect a clock
		outside the component.
SpiFreeRunningSclk	false	When the SCB mode is SPI,
		this parameter specifies the
		SCLK generation by the master
		as: gated or free running
		(continuous).
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.



Parameter Name	Value	Description
SpilnterruptMode	None	When the SCB mode is SPI, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside the component.
SpilntrMasterSpiDone	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_M. SPI_DONE interrupt source. SCB.INTR_M. SPI_DONE: all data are sent into TX FIFO and the TX FIFO and the TX FIFO and the Shifter register are emptied. Only applicable for SPI Master mode.
SpiIntrRxFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
SpiIntrRxNotEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.
SpiIntrRxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
SpiIntrRxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by SpiRxTriggerLevel.
SpiIntrRxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO.



Parameter Name	Value	Description
SpiIntrSlaveBusError	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_SLAVE.BUSERROR interrupt source. SCB.INTR_SLAVE.BUSERROR trigger condition: slave select line is deselected at an unexpected time in the SPI transfer. Only applicable for SPI Slave mode.
SpilntrTxEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
SpiIntrTxNotFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
SpiIntrTxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.
SpiIntrTxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel.
SpiIntrTxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
SpiLateMisoSampleEnable	false	When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master.
SpiMedianFilterEnable	false	When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line.



Parameter Name	Value	Description
SpiMode	Slave	When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master.
SpiNumberOfRxDataBits	8	When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction.
SpiNumberOfSelectLines	1	When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one slave select line. The SPI Master has up to 4 lines.
SpiNumberOfTxDataBits	8	When the SCB mode is SPI, this parameter define the number of data bits inside the SPI byte/word for TX direction.
SpiOvsFactor	16	When the SCB mode is SPI, this parameter defines the oversampling factor of SCBCLK.
SpiRemoveMiso	false	When the SCB mode is SPI, this parameter removes the MISO pin.
SpiRemoveMosi	false	When the SCB mode is SPI, this parameter removes the MOSI pin.
SpiRemoveSclk	false	When the SCB mode is SPI, this parameter removes the SCLK pin.
SpiRxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the RX buffer.
SpiRxOutputEnable	false	When the SCB mode is SPI, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
SpiRxTriggerLevel	7	When the SCB mode is SPI, this parameter defines the number of entries in the RX FIFO to control the SCB.INTRRX.TRIGGER interrupt event or RX DMA trigger output.
SpiSclkMode	CPHA = 0, CPOL = 0	When the SCB mode is SPI, this parameter defines the serial clock phase (CPHA) and polarity (CPOL).
SpiSs0Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 0. Applicable only for devices other than PSoC 4000/PSoC
		4100/PSoC 4200.



Parameter Name	Value	Description
SpiSs1Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active polarity of slave select 1.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSs2Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 2.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSs3Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 3.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSubMode	Motorola	When the SCB mode is SPI, this parameter defines the sub mode of the SPI as: Motorola, TI(Start Coincides), TI(Start Precedes), or National Semiconductor.
SpiTransferSeparation	Continuous	When the SCB mode is SPI, this parameter defines the type of SPI transfers separation as: continuous or separated.
SpiTxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the TX buffer.
SpiTxOutputEnable	false	When the SCB mode is SPI, this parameter enables the TX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
SpiTxTriggerLevel	0	When the SCB mode is SPI, this parameter defines the number of entries in the TX FIFO to control the SCB.INTRTX.TRIGGER interrupt event or TX DMA trigger output.
SpiWakeEnable	false	When the SCB mode is SPI, this parameter enables wakeup from Deep Sleep on slave select event.



Parameter Name	Value	Description
UartByteModeEnable	false	When the SCB mode is UART,
		this parameter specifies the
		number of bits per FIFO data element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO depth is 16 entries.
		Applicable only for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
UartClockFromTerm	false	When the SCB mode is UART,
		this parameter provides a clock terminal to connect a clock
UartCtsEnable	false	outside the component. When the SCB mode is UART,
VariousEnable	laise	this parameter enables the cts input.
		Only applicable for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
UartCtsPolarity	Active Low	When the SCB mode is UART,
		this parameter specifies active polarity of an input cts signal.
		Only applicable for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
UartDataRate	9600	When the SCB mode is UART,
		this parameter specifies the
		Baud rate in bps (up to 1000 kbps); the actual rate may differ
		based on available clock
		frequency and component
		settings. This parameter has no
		effect if the Clock from terminal parameter is enabled.
UartDirection	TX + RX	When the SCB mode is UART,
Cartolicotion		this parameter enables RX or
		TX direction or both
		simultaneously.
UartDropOnFrameErr	false	When the SCB mode is UART,
		this parameter defines whether the data is dropped from RX
		FIFO on a frame error event.
UartDropOnParityErr	false	When the SCB mode is UART,
		this parameter determines
		whether the data is dropped
		from RX FIFO on a parity error event.
		EVEIIL.



Parameter Name	Value	Description EMBEDDED IN TO
UartInterruptMode	Internal	When the SCB mode is UART,
'		this parameter specifies the
		interrupt mode. None: Removes
		all interrupt support. Internal:
		Leaves the interrupt SCBIRQ
		inside the component - the
		interrupt terminal becomes
		invisible. External: Provides an
		interrupt terminal to connect an
		interrupt outside component.
UartIntrRxBreakDetected	false	This parameter enables the RX
		break detection interrupt source
		to trigger the interrupt output.
UartIntrRxFrameErr	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.FRAME
		ERROR interrupt source.
		SCB.INTR_RX.FRAME
		ERROR trigger condition: frame
		error in received data frame.
UartIntrRxFull	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.FULL interrupt
		source.
		SCB.INTR_RX.FULL trigger
		condition: RX FIFO is full.
UartIntrRxNotEmpty	true	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.NOT_EMPTY
		interrupt source.
		SCB.INTR_RX.NOT_EMPTY
		trigger condition: RX FIFO is not
		empty. There is at least one
		entry to get data from.
UartIntrRxOverflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.OVERFLOW
		interrupt source.
		SCB.INTR_RX.OVERFLOW
		trigger condition: attempt to
		write to a full RX FIFO.
UartIntrRxParityErr	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.PARITY
		ERROR interrupt source.
		SCB.INTR_RX.PARITY
		ERROR trigger condition: parity error in received data frame.
LoutlateDyTrings	fals -	
UartIntrRxTrigger	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.TRIGGER
		interrupt source.
		SCB.INTR_RX.TRIGGER
		trigger condition: remains active
		until RX FIFO has more entries
		than the value specified by
		UartRxTriggerLevel.



Parameter Name	Value	Description
UartIntrRxUnderflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.UNDERFLOW
		interrupt source.
		SCB.INTR_RX.UNDERFLOW
		trigger condition: attempt to read from an empty RX FIFO.
UartIntrTxEmpty	false	When the SCB mode is UART,
Cartina FAETIPLY	laise	this parameter enables the
		SCB.INTR_TX.EMPTY interrupt
		source.
		SCB.INTR_TX.EMPTY trigger
		condition: TX FIFO is empty.
UartIntrTxNotFull	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.NOT FULL
		interrupt source.
		SCB.INTR TX.NOT FULL
		trigger condition: TX FIFO is not
		full. There is at least one entry
		to put data.
UartIntrTxOverflow	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.OVERFLOW
		interrupt source.
		SCB.INTR TX.OVERFLOW
		trigger condition: attempt to
		write to a full TX FIFO.
UartIntrTxTrigger	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.TRIGGER
		interrupt source. SCB.INTR_TX.TRIGGER
		trigger condition: remains active
		until TX FIFO has fewer entries
		than the value specified by
		UartTxTriggerLevel.
UartIntrTxUartDone	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR_TX.UART_DONE
		interrupt source.
		SCB.INTR TX.UART DONE
		trigger condition: all data are
		sent in to TX FIFO and the
		transmit FIFO and the shifter
Llowboats Tallowbl ook Amb	foloo	register are emptied.
UartIntrTxUartLostArb	false	When the SCB mode is UART, this parameter enables the
		SCB.INTR_TX.UART_ARB
		LOST interrupt source.
		SCB.INTR_TX.UART_ARB
		LOST trigger condition: UART
		lost arbitration, the value driven
		on the TX line is not the same as the value observed on the
		RX line. This event is useful
		when the transmitter and the
		receiver share a TX/RX line.
		Only applicable for UART
	40/45/0040 40:40	SmartCard mode.



Parameter Name	Value	Description
UartIntrTxUartNack	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.UART NACK
		interrupt source.
		SCB.INTR_TX.UART_NACK
		trigger condition: UART transmitter received a negative
		acknowledgement.
		Only applicable for UART
		SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.UNDERFLOW
		interrupt source.
		SCB.INTR_TX.UNDERFLOW
		trigger condition: attempt to read from an empty TX FIFO.
UartIrdaLowPower	false	When the SCB mode is UART,
Cartingazoni enei	10.00	this parameter enables the low
		power receiver option.
		Only applicable for UART IrDA mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART,
Cartinual Statisty	Tron involuing	this parameter inverts the
		incoming RX line signal.
		Only applicable for UART IrDA mode.
UartMedianFilterEnable	false	When the SCB mode is UART,
		this parameter applies a digital
		3 tap median filter to the UART
UartMpEnable	false	input line. When the SCB mode is UART,
Оагимренаые	laise	this parameter enables the
		UART multi-processor mode.
		Only applicable for UART
LlartMnPvAccentAddross	falso	Standard mode. When the SCB mode is UART,
UartMpRxAcceptAddress	false	this parameter define whether to
		put the matched UART address
		into RX FIFO.
		Only applicable for UART multiprocessor mode.
UartMpRxAddress	2	When the SCB mode is UART,
Carampi as taxios	_	this parameter defines the
		UART address.
		Only applicable for UART multiprocessor mode.
UartMpRxAddressMask	255	When the SCB mode is UART,
Carampi ou taareeemaen	200	this parameter defines the
		address mask in multi-
		processor operation mode. Bit value 0 – excludes bit from
		address comparison.
		Bit value 1 – the bit needs to
		match with the corresponding
		bit of the UART address. Only applicable for UART multi-
		processor mode.
		processor mode.



Parameter Name	Value	Description
UartNumberOfDataBits	8 bits	When the SCB mode is UART, this parameter defines the number of data bits inside the UART byte/word.
UartNumberOfStopBits	1 bit	When the SCB mode is UART, this parameter defines the number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART, this parameter defines the oversampling factor of SCBCLK.
UartParityType	None	When the SCB mode is UART, this parameter applies UART parity check as Odd or Even or discards the parity entirely.
UartRtsEnable	false	When the SCB mode is UART, this parameter enables the rts output. Applicable only for devices other than PSoC 4000/PSoC
LlastDta Dalasits	A attion 1 and	4100/PSoC 4200.
UartRtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of the output rts signal. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRtsTriggerLevel	4	When the SCB mode is UART, this parameter specifies the number of entries in the RX FIFO to activate the rts output signal. When the receiver FIFO has fewer entries than the UartRtsTriggerLevel, an rts output signal is activated. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRxBreakWidth	11	This parameter specifies the break width in bits.
UartRxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the RX buffer.
UartRxOutputEnable	false	When the SCB mode is UART, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.



Davanatan Nama	Malus	EMBEDDED IN TO
Parameter Name	Value	Description
UartRxTriggerLevel	7	When the SCB mode is UART,
		this parameter defines the
		number of entries in the RX
		FIFO to trigger control the
		SCB.INTR_RX.TRIGGER
		interrupt event or RX DMA
		trigger output.
UartSmCardRetryOnNack	false	When the SCB mode is UART,
		this parameter defines whether
		to send a message again when
		a NACK response is received.
		Only applicable for UART
		SmartCard mode.
UartSubMode	Standard	When the SCB mode is UART,
	0 (0.1.00.0.0	this parameter defines the sub
		mode of UART as: Standard,
		SmartCard or IrDA.
UartTxBufferSize	8	When the SCB mode is UART,
Garradancioize		this parameter defines the size
		of the TX buffer.
UartTxOutputEnable	false	When the SCB mode is UART,
Oart i xOutputEriable	laise	
		this parameter enables the TX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
UartTxTriggerLevel	0	When the SCB mode is UART,
		this parameter defines the
		number of entries in the TX
		FIFO to control the SCB.INTR
		TX.TRIGGER interrupt event or
		TX DMA trigger output.
UartWakeEnable	false	When the SCB mode is UART,
		this parameter enables the
		wakeup from Deep Sleep on
		start bit event. The actual
		wakeup source is RX GPIO.
		The skip start UART feature
		allows it to continue receiving
		bytes.
User Comments		Instance-specific comments.
	1	<u> </u>

8.6.5 Instance UART_2_EXT

Description: Serial Communication Block (SCB)

Instance type: SCB_P4 [v4.0]

Datasheet: online component datasheet for SCB_P4

Table 23. Component Parameters for UART_2_EXT



Parameter Name	Value	Description
Parameter Name Ezl2cByteModeEnable	Value false	Description When the SCB mode is EZI2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC
Ezl2cClockFromTerm	false	When the SCB mode is EZI2C, this parameter provides a clock terminal to connect a clock outside the component.
Ezl2cClockStretching	true	When the SCB mode is EZI2C, this parameter specifies whether the SCL is stretched while in EZI2C operation.
Ezl2cDataRate	100	When the SCB mode is EZI2C, this parameter defines EZI2C Data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.
Ezl2cNumberOfAddresses	1	When the SCB mode is EZI2C, this parameter defines the number of I2C slave addresses that device respond to.
Ezl2cPrimarySlaveAddress	8	When the SCB mode is EZI2C, this parameter specifies EZI2C primary 7-bits slave address (MSB ignored).
Ezl2cSecondarySlaveAddress	9	When the SCB mode is EZI2C, this parameter specifies EZI2C secondary 7-bits slave address (MSB ignored). Only applicable when EZI2C clock stretching option is set.
Ezl2cSubAddressSize	8	When the SCB mode is EZI2C, this parameter specifies the maximum size of the slave buffer that is exposed to the master: 8bits – maximum buffer size is 256 bytes, 16 bits – maximum buffer size is 65535 bytes.
Ezl2cWakeEnable	false	When the SCB mode is EZI2C, this parameter enables wakeup from Deep Sleep on I2C address match event.



Parameter Name	Value	Description
I2C Bus Voltage	3.3	When the SCB mode is I2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus.
		Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2C Bus Voltage	3.3	When the SCB mode is EZI2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2cAcceptAddress	false	When the SCB mode is I2C, this parameter specifies whether to accept the match slave address in RX FIFO or not. All slave matched addresses are ACKed. The user has to register the callback function to handle accepted addresses. This feature has to be used when more than one address support is required.
I2cAcceptGeneralCall	false	When the SCB mode is I2C, this parameter specifies whether to accept the general call address. The general call address is ACKed when accepted and NAKed otherwise. The user has to register the callback function to handle the general call address.
I2cByteModeEnable	false	When the SCB mode is I2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2cClockFromTerm	false	When the SCB mode is I2C, this parameter provides a clock terminal to connect a clock outside the component.
I2cDataRate	100	When the SCB mode is I2C, this parameter specifies the data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.



Parameter Name	Value	Description
I2cExternIntrHandler	false	When the SCB mode is I2C, this parameter specifies whether the I2C interrupt handler is configured in SCB_I2CInit(). This parameter is intended to be used by the PM/SM bus component. The modification parameter default value causes I2C mode failures.
I2cManualOversampleControl	true	When the SCB mode is I2C, this parameter specifies the method of calculating the oversampling as manual or automatic.
I2cMode	Slave	When the SCB mode is I2C, this parameter defines the I2C operation mode as: Slave, Master, Multi-Master or Multi-Master-Slave.
I2cOvsFactor	16	When the SCB mode is I2C, this parameter defines the oversampling factor of SCBCLK.
I2cOvsFactorHigh	8	When the SCB mode is I2C, this parameter defines the high oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cOvsFactorLow	8	When the SCB mode is I2C, this parameter defines the low oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cSlaveAddress	8	When the SCB mode is I2C, this parameter specifies the I2C 7-bits slave address (MSB ignored).
I2cSlaveAddressMask	254	When the SCB mode is I2C, this parameter specifies the I2C Slave address mask. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the I2C slave address.
I2cWakeEnable	false	When the SCB mode is I2C, this parameter enables wakeup from Deep Sleep on an I2C address match event.
ScbMisoSdaTxEnable	true	This parameter defines the availability of the spi_miso_i2csda_uart_tx pin.
ScbMode	UART	This parameter defines the mode of operation for the SCB component.
ScbMosiSclRxEnable	true	This parameter defines the availability of the spi_mosi_i2c scl_uart_rx pin.



Parameter Name	Value	Description Description
ScbRxWakeIrgEnable	false	This parameter defines the
oobi ottration quinable	10.00	availability of the spi_mosi_i2c
		scl_uart_rx_wake pin.
ScbSclkEnable	false	This parameter defines the
- COSCONE NASIO	laise	availability of the sclk pin.
ScbSs0Enable	false	This parameter defines the
COSCOCINGSIO	laide	availability of the ss0 pin.
ScbSs1Enable	false	This parameter defines the
COSCO I ENGINE	laise	availability of the ss1 pin.
ScbSs2Enable	false	This parameter defines the
Coscozzilasio	10.00	availability of the ss2 pin.
ScbSs3Enable	false	This parameter defines the
- COSCOCINASIO	10.00	availability of the ss3 pin.
Show EZI2C Terminals	false	When the SCB mode is EZI2C,
Show EE120 Formingio	10.00	this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins.
Show I2C Terminals	false	When the SCB mode is I2C, this
		parameter removes internal pins
		and expose signals to terminals.
		The exposed terminals must be
		connected to the pins.
Show SPI Terminals	false	When the SCB mode is SPI,
		this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
		the pins or SmartIO component.
Show UART Terminals	false	When the SCB mode is UART,
		this parameter removes internal
		pins and expose signals to
		terminals. The exposed
		terminals must be connected to
Class Data	Гос	the pins or SmartIO component.
Slew Rate	Fast	When the SCB mode is EZI2C,
		this parameter specifies the
		slew rate settings of the I2C pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined.Refer to the Device
		Datasheet to determine which
		pins are GPIO_OVT capable.



Parameter Name	Value	Description
Slew Rate	Fast	When the SCB mode is I2C, this
		parameter specifies the slew
		rate settings of the I2C pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined. Refer to the Device
		Datasheet to determine which
		pins are GPIO_OVT capable.
SpiBitRate	1000	When the SCB mode is SPI,
		this parameter specifies the Bit
		rate in kbps (up to 8000 kbps);
		the actual rate may differ based
		on available clock frequency
		and component settings. This
		parameter has no effect if the
		Clock from terminal parameter
		is enabled.
SpiBitsOrder	MSB First	When the SCB mode is SPI,
OpibiloGradi	WODTHOU	this parameter defines the bit
		order as: MSB first or LSB first.
SpiByteModeEnable	false	When the SCB mode is SPI,
OpidyteModeLilable	laise	this parameter specifies the
		number of bits per FIFO data
		element.
		The byte mode – false: a 16-bit
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8-bit
		FIFO data element. The FIFO
		depth is 16 entries.
		departe to enaites.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiClockFromTerm	false	When the SCB mode is SPI,
Opiologic Totti Totti	iaise	this parameter provides a clock
		terminal to connect a clock
		outside the component.
SpiFreeRunningSclk	false	When the SCB mode is SPI,
Opii reeraniingocik	laise	this parameter specifies the
		SCLK generation by the master
		as: gated or free running
		(continuous).
		(continuous).
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
		4100/5300 4200.



Parameter Name	Value	Description Description
SpilnterruptMode	None	When the SCB mode is SPI, this parameter specifies the interrupt mode. None: Removes
		all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the
		interrupt terminal becomes invisible. External: Provides an
		interrupt terminal to connect an interrupt outside the component.
SpiIntrMasterSpiDone	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_M. SPI_DONE interrupt source.
		SCB.INTR_M. SPI_DONE: all data are sent into TX FIFO and the TX FIFO and the shifter
		register are emptied. Only applicable for SPI Master mode.
SpilntrRxFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.FULL interrupt
		source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
SpiIntrRxNotEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.NOT_EMPTY
		interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not
		empty. There is at least one entry to get data from.
SpiIntrRxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.OVERFLOW
		interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to
SpiIntrRxTrigger	false	write to a full RX FIFO. When the SCB mode is SPI,
Spillurxriiggei	laise	this parameter enables the SCB.INTR_RX.TRIGGER
		interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active
		until RX FIFO has more entries than the value specified by SpiRxTriggerLevel.
SpiIntrRxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.UNDERFLOW
		interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to
		read from an empty RX FIFO.



Parameter Name	Value	Description
SpilntrSlaveBusError	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_SLAVE.BUSERROR interrupt source. SCB.INTR_SLAVE.BUSERROR trigger condition: slave select line is deselected at an unexpected time in the SPI transfer. Only applicable for SPI Slave mode.
SpilntrTxEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
SpilntrTxNotFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
SpilntrTxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.
SpilntrTxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel.
SpilntrTxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
SpiLateMisoSampleEnable	false	When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master.
SpiMedianFilterEnable	false	When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line.



	1	EMBEDDED IN TO
Parameter Name	Value	Description
SpiMode	Slave	When the SCB mode is SPI,
		this parameter selects SPI
		mode of operation as: Slave or
0.11.		Master.
SpiNumberOfRxDataBits	8	When the SCB mode is SPI,
		this parameter specifies the
		number of data bits inside the
		SPI byte/word for RX direction.
SpiNumberOfSelectLines	1	When the SCB mode is SPI,
		this parameter defines the
		number of slave select lines.
		The SPI Slave has only one slave select line. The SPI
		Master has up to 4 lines.
CniNumberOfTyDataBita	8	·
SpiNumberOfTxDataBits	0	When the SCB mode is SPI, this parameter define the
		number of data bits inside the
		SPI byte/word for TX direction.
SpiOvsFactor	16	When the SCB mode is SPI,
	10	this parameter defines the
		oversampling factor of
		SCBCLK.
SpiRemoveMiso	false	When the SCB mode is SPI,
Opirtemoverviiso	laise	this parameter removes the
		MISO pin.
SpiRemoveMosi	false	When the SCB mode is SPI,
Chirchiovenico	laise	this parameter removes the
		MOSI pin.
SpiRemoveSclk	false	When the SCB mode is SPI,
		this parameter removes the
		SCLK pin.
SpiRxBufferSize	8	When the SCB mode is SPI,
		this parameter defines the size
		of the RX buffer.
SpiRxOutputEnable	false	When the SCB mode is SPI,
		this parameter enables the RX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
SpiRxTriggerLevel	7	When the SCB mode is SPI,
		this parameter defines the
		number of entries in the RX
		FIFO to control the SCB.INTR
		RX.TRIGGER interrupt event or
		RX DMA trigger output.
SpiSclkMode	CPHA = 0, CPOL	When the SCB mode is SPI,
	= 0	this parameter defines the serial
		clock phase (CPHA) and
Out On OP a lastific	A . C . 1	polarity (CPOL).
SpiSs0Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 0.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
	10/15/0010 10:10	7100/1 000 7200.



Parameter Name	Value	Description
SpiSs1Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 1.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSs2Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 2.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSs3Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 3.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSubMode	Motorola	When the SCB mode is SPI, this parameter defines the sub mode of the SPI as: Motorola, TI(Start Coincides), TI(Start Precedes), or National Semiconductor.
SpiTransferSeparation	Continuous	When the SCB mode is SPI, this parameter defines the type of SPI transfers separation as: continuous or separated.
SpiTxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the TX buffer.
SpiTxOutputEnable	false	When the SCB mode is SPI, this parameter enables the TX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
SpiTxTriggerLevel	0	When the SCB mode is SPI, this parameter defines the number of entries in the TX FIFO to control the SCB.INTRTX.TRIGGER interrupt event or TX DMA trigger output.
SpiWakeEnable	false	When the SCB mode is SPI, this parameter enables wakeup from Deep Sleep on slave select event.



UartByteModeEnable false When the SCB mode is UART, this parameter specifies the number of bits by err IFFO data element. The byte mode – falses: a 16-bit FIFO data element. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartClockFromTerm false When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component. UartCtsEnable false When the SCB mode is UART, this parameter renables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies he Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter renables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a farme error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error event.	Danier of M	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	EMBEDDED IN TO
this parameter specifies the number of bits per FIFO data element. The byte mode – falses: a 16-bit FIFO data element. The FIFO date element. The FIFO date element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartClockFromTerm false When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component. UartCtsEnable false When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter has no effect of the Clock from terminal parameter is enabled. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error when the form and the proper from RX FIFO on a parity error on a parity error form RX FIFO on a parity erro	Parameter Name	Value	Description
number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 6 entries. The byte mode – frue: an 8-bit FIFO data element. The FIFO depth is 6 entries. The byte mode – frue: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4200. UartClockFromTerm false When the SCB mode is UART, this parameter provides a clock outside the component. UartCtsEnable false When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kpps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a a frame error event. When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a partity error	UartByteModeEnable	talse	
element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200. When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component. UartCtsEnable false When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4200. VartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on a vailable clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a frame error event.			
The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4200. UartClockFromTerm false When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component. When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 ktps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a partity error.			
FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200. When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component. UartCtsEnable false false When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error.			
depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4200. UartClockFromTerm false When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component. UartCtsEnable false When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event.			
The byte mode – True: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartClockFromTerm false When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component. UartCtsEnable false When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a frame error event. When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			
FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartClockFromTerm false When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component. UartCtsEnable false When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in the SCB mode is UART, this parameter specifies the Baud rate in the SCB mode is UART, this parameter specifies the Baud rate in the SCB mode is UART, this parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter is enabled. UartDropOnFrameErr false When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error whether the data is dropped from RX FIFO on a parity error			
depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4200. UartClockFromTerm false When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component. UartCtsEnable false When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter han on effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			
Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartClockFromTerm false When the SCB mode is UART, this parameter provides a clock cerminal to connect a clock outside the component. UartCtsEnable false When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kpps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error			
UartClockFromTerm false When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component. UartCtsEnable false When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error			departs to entites.
UartClockFromTerm false When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component. UartCtsEnable false When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error			Applicable only for devices
UartClockFromTerm false When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component. UartCtsEnable false When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. When the SCB mode is UART, this parameter pecifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error event.			
UartClockFromTerm			
this parameter provides a clock terminal to connect a clock outside the component. UartCtsEnable false false When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error	UartClockFromTerm	false	
terminal to connect a clock outside the component. UartCtsEnable false When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defermines whether the data is dropped from RX FIFO on a parity error		10.00	
UartCtsEnable false false When the SCB mode is UART, this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error			
UartCtsEnable false When the SCB mode is UART, this parameter enables the cts input.			
this parameter enables the cts input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error	UartCtsEnable	false	•
input. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter on the control of the simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error		10.00	
UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enable RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			·
UartCtsPolarity Active Low Men the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			·
UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			Only applicable for devices
UartCtsPolarity Active Low When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error			other than PSoC 4000/PSoC
this parameter specifies active polarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			4100/PSoC 4200.
Dolarity of an input cts signal. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error	UartCtsPolarity	Active Low	
Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200. UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defermines whether the data is dropped from RX FIFO on a parity error			
UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error			polarity of an input cts signal.
UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error			Only applicable for devices
UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			
UartDataRate 115200 When the SCB mode is UART, this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			
this parameter specifies the Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error	LlortData Data	115200	
Baud rate in bps (up to 1000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error	Caribalarale	115200	,
kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			
based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			
frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			, ,
settings. This parameter has no effect if the Clock from terminal parameter is enabled. UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			
UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			
DartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			
UartDirection TX + RX When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a parity error			
this parameter enables RX or	UartDirection	TX + RX	·
TX direction or both simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			
Simultaneously. UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			
UartDropOnFrameErr false When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			
this parameter defines whether the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error	UartDropOnFrameErr	false	
the data is dropped from RX FIFO on a frame error event. UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error	· ·		*
UartDropOnParityErr false When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error			
this parameter determines whether the data is dropped from RX FIFO on a parity error			
this parameter determines whether the data is dropped from RX FIFO on a parity error	UartDropOnParityErr	false	When the SCB mode is UART,
from RX FIFO on a parity error			
event.			
			event.



Parameter Name	Value	Description
Parameter Name UartInterruptMode	Internal	When the SCB mode is UART, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside component.
UartIntrRxBreakDetected	false	This parameter enables the RX break detection interrupt source to trigger the interrupt output.
UartIntrRxFrameErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAME ERROR interrupt source. SCB.INTR_RX.FRAME ERROR trigger condition: frame error in received data frame.
UartIntrRxFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
UartIntrRxNotEmpty	true	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.
UartIntrRxOverflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
UartIntrRxParityErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source. SCB.INTR_RX.PARITY ERROR trigger condition: parity error in received data frame.
UartIntrRxTrigger	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by UartRxTriggerLevel.



		CYPRE
Parameter Name	Value	Description
UartIntrRxUnderflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW
		trigger condition: attempt to read from an empty RX FIFO.
UartIntrTxEmpty	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
UartIntrTxNotFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
UartIntrTxOverflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.
UartIntrTxTrigger	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by UartTxTriggerLevel.
UartIntrTxUartDone	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_DONE interrupt source. SCB.INTR_TX.UART_DONE trigger condition: all data are sent in to TX FIFO and the transmit FIFO and the shifter register are emptied.
LOCK Datashoot	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_ARBLOST interrupt source. SCB.INTR_TX.UART_ARBLOST trigger condition: UART lost arbitration, the value driven on the TX line is not the same as the value observed on the RX line. This event is useful when the transmitter and the receiver share a TX/RX line. Only applicable for UART SmartCard mode.



Parameter Name	Value	Description
UartIntrTxUartNack	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.UART_NACK
		interrupt source.
		SCB.INTR_TX.UART_NACK
		trigger condition: UART transmitter received a negative
		acknowledgement.
		Only applicable for UART
		SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.UNDERFLOW
		interrupt source.
		SCB.INTR_TX.UNDERFLOW
		trigger condition: attempt to
UartIrdaLowPower	foloo	read from an empty TX FIFO.
OattiidaLowPowei	false	When the SCB mode is UART, this parameter enables the low
		power receiver option.
		Only applicable for UART IrDA
		mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART,
		this parameter inverts the
		incoming RX line signal.
		Only applicable for UART IrDA
		mode.
UartMedianFilterEnable	false	When the SCB mode is UART,
		this parameter applies a digital 3 tap median filter to the UART
		input line.
UartMpEnable	false	When the SCB mode is UART,
		this parameter enables the
		UART multi-processor mode.
		Only applicable for UART
		Standard mode.
UartMpRxAcceptAddress	false	When the SCB mode is UART,
		this parameter define whether to
		put the matched UART address into RX FIFO.
		Only applicable for UART multi-
		processor mode.
UartMpRxAddress	2	When the SCB mode is UART,
·		this parameter defines the
		UART address.
		Only applicable for UART multi-
LI IN DALL	0.7-	processor mode.
UartMpRxAddressMask	255	When the SCB mode is UART,
		this parameter defines the
		address mask in multi- processor operation mode.
		Bit value 0 – excludes bit from
		address comparison.
		Bit value 1 – the bit needs to
		match with the corresponding
		bit of the UART address.
		Only applicable for UART multi-
		processor mode.



Parameter Name	Value	Description
UartNumberOfDataBits	8 bits	When the SCB mode is UART, this parameter defines the number of data bits inside the UART byte/word.
UartNumberOfStopBits	1 bit	When the SCB mode is UART, this parameter defines the number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART, this parameter defines the oversampling factor of SCBCLK.
UartParityType	None	When the SCB mode is UART, this parameter applies UART parity check as Odd or Even or discards the parity entirely.
UartRtsEnable	false	When the SCB mode is UART, this parameter enables the rts output. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of the output rts signal. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRtsTriggerLevel	4	When the SCB mode is UART, this parameter specifies the number of entries in the RX FIFO to activate the rts output signal. When the receiver FIFO has fewer entries than the UartRtsTriggerLevel, an rts output signal is activated. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRxBreakWidth	11	This parameter specifies the break width in bits.
UartRxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the RX buffer.
UartRxOutputEnable	false	When the SCB mode is UART, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.



Parameter Name	Value	Description
UartRxTriggerLevel	7	When the SCB mode is UART, this parameter defines the number of entries in the RX FIFO to trigger control the SCB.INTR_RX.TRIGGER interrupt event or RX DMA trigger output.
UartSmCardRetryOnNack	false	When the SCB mode is UART, this parameter defines whether to send a message again when a NACK response is received. Only applicable for UART SmartCard mode.
UartSubMode	Standard	When the SCB mode is UART, this parameter defines the sub mode of UART as: Standard, SmartCard or IrDA.
UartTxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the TX buffer.
UartTxOutputEnable	false	When the SCB mode is UART, this parameter enables the TX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
UartTxTriggerLevel	0	When the SCB mode is UART, this parameter defines the number of entries in the TX FIFO to control the SCB.INTRTX.TRIGGER interrupt event or TX DMA trigger output.
UartWakeEnable User Comments	false	When the SCB mode is UART, this parameter enables the wakeup from Deep Sleep on start bit event. The actual wakeup source is RX GPIO. The skip start UART feature allows it to continue receiving bytes. Instance-specific comments.
OBEL COMMENTS		matanice-apecinic comments.



9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the System Reference Guide
 - Software base types
 - Hardware register types
 - o Compiler defines
 - Cypress API return codes
 - Interrupt types and macros
- Registers
 - o The full PSoC 4 register map is covered in the PSoC 4 Registers Technical Reference
 - o Register Access chapter in the System Reference Guide

 - § CY_GET API routines § CY_SET API routines
- System Functions chapter in the **System Reference Guide**
 - General API routines
 - o CyDelay API routines
 - o CyVd Voltage Detect API routines
- Power Management
 - o Power Supply and Monitoring chapter in the PSoC 4 Technical Reference Manual
 - o Low Power Modes chapter in the PSoC 4 Technical Reference Manual
 - o Power Management chapter in the System Reference Guide
 - § CyPm API routines
- Watchdog Timer chapter in the System Reference Guide
 - CyWdť API routinės