IMM 5 + SRI -7 DR

1. 3S Dir (L-down) (MDR)

AO, Al = SRI (10) Load ImasiaSR

2. 3S EN (MDR)

3. O8-15 (MDR)

PCIA 4. <u>O0-7 (MDR)</u>

5. I8-15 (MDR)

PLEN

6. I0-7 (MDR)

PC OUT

7. <u>O (MEM)</u> R

CIK EN (HALT)

N. 8. W (MEM) W 9 52 9. <u>In (MAR)</u> 10. <u>In (Clock)</u>

11.Out(Clock)

12.En (MPlex)(Halt) (Clock)

13.A0 (RF)

14.A1 (RF)

a. a0 (RF)

b. a1 (RF)

c. a2 (RF)

16.w (RF)

W17.17(BE)~

18.s0 (ALU)

19.s1 (ALU)

20.s2 (ALU)

21.s3 (ALU)

22.oe (ALU)

23.r2ie (ALU)

24.ce (ALU)

15.r (RF)

In 0-3

0.35 DIR (LW) 1. 3S EN (MDR) 2. <u>O8-15 (MDR)</u> 02 3. <u>O0-7 (MDR)</u> 5 4. I8-15 (MDR) 5. I0-7 (MDR) 6. O (MEM) 1 7. <u>W (MEM)</u> **W** 8. <u>In (MAR)</u> 9. In (Clock) 10.Out(Clock) 11.En (MPlex)(Halt) (Clock) 12.a0 (RF) 13.a1 (RF) 14.a2 (RF) 15.r (RF) 16.w (RF) 17. MARY) M (ALV) 18.s0 (ALU) 19.s1 (ALU) 20.s2 (ALU) 21.s3 (ALU) 22.oe (ALU) 23.r2ie (ALU) 24.ce (ALU) 25 IR R 26 XL 28 (1613) -9720

MEM: 83 CIK: 6 Les: 7

Write Microsode Choose Oprode to 201st Memory:

MDR:

35.EN

35.Dir (L+)

O8-15

O0-7

Ie-15

Io:7

Mem

O.

W.

MAR

In

Clock
In
Out
En (MPlex) (Half) 8 Reg: 0, az R W ALU M 50 52 53 OE R2IE CE