

STW


Store Word

Assembler Format

STW SR, BaseR, offset6

Reg SR → 

Encoding



Operation

$$\text{MEM}[\text{BaseR} + \text{LSHF}(\text{SEXT}(\text{offset6}), 1)] = \text{SR};$$

Description

The contents of SR are stored into the word-aligned memory location whose address is obtained by sign-extending offset6 to 16 bits, left-shifting the result by one bit and adding this to the contents of the base register.

Example

STW R4, R2, #10 ; MEM[R2 + 20] ← R4

Note

The base register must contain a word address (i.e., its contents must be even). If the base register contains an odd address, an illegal operand address exception occurs.

Handwritten notes:

- $R4 \leftarrow R2 + 20$
- $R4 \leftarrow \text{Data}$

Handwritten notes:

- $R2 - \text{ADR}$
- $R4 - \text{Data}$

Base R \rightarrow ARF } 2?
~~R RF~~

I₁ MAR
I₁ OFF MAR
R RF OFF

MAR loaded

SR \rightarrow ARF
R RF

I₈₋₁₅ ON

I₀₋₇ ON

I₈₋₁₅ OFF
I₀₋₇ OFF

R RF OFF

MDR loaded

MDR $\overline{O_1}$ ON

MEM \overline{W} ON

MEM \overline{W} OFF

MDR $\overline{O_1}$ OFF

MDR $\overline{O_2}$ ON

MDR $\overline{3S}$ ON

MDR $\overline{3S}$ ~~High~~

MEM \overline{W} ON

MEM \overline{W} OFF

MDR $\overline{O_2}$ OFF
MDR $\overline{3S}$ OFF

← increment MAR

STW

0111

STW R4, R2, #10 MEM[R2+20] ← R4
D, L, #

LOAD MAR

Write MDR

OUT Reg to BUS
~~to MAR~~ RF

Base R → RF Ko-2
Output RF

IN MAR

OFF MAR

OFF RF
~~to MAR~~