
QUED NAUS? Time Register 12 1x 74LS00 (Quad NAND gate) ALU 8x 74LS02 (Quad 2-input NOR gate) 2,1,0,7,6,5,4,3 RAM 7x 74LS04 (Hex inverter) 7x 74LS08 (Quad 2-input AND gate) 2x 74LS11 (Triple 3-input AND gate) 3x 74LS32 (Quad two-input OR gate) 1x 74LS74 (Dual D flip-flop) 5x 74LS76 (Dual master-slave JK flip-flops) 2x 74LS86 (Quad XOR gate) 1x 74LS137 3:8 be coder 1x 74LS139 (Dual 2-line to 4-line decoder) 4x 74LS157 (Quad 2-to-1 line data selector) 1x 74LS161 (4-bit synchronous binary counter) 10 9x 74LS173 (4-bit D-type register) 2x 74L S189 (64-bit random access memory). 4 7x 74LS245 (Octal bus transceiver) 1x 74LS273 (Octal D flip-flop with clear) 2x 74LS283 (4-bit binary full adder) 2x 74HC595 8 6:+ shift res 1x Common Anode 7-segment display 2 3x 28C16 EEPROM (should also work for 28C64 or 28C256) 1x 555 timer IC Red gel (e.g., https://www.amazon.com/dp/B004GE19E2) 4x4 Reg OC 64KX8 SRAM CI) 6/5/12 4x4 3 state CIOS 74 670 Adder (283) Quad RARZRE= 10M RA * 2000 = 10 M 6.1 < e < 1 pt 10M = Rx+2RB 15 = RB RA+2RB



MAR MDR SR1 SR2

SRO

MOR

MAR

C.4. THE CONTROL STRUCTURE

7

10




Figure C.3: The LC-3b data path

provide you with the additional flexibility of more states, so we have selected a control store consisting of 2^6 locations.

GMKX8 SRAM DPDT Switch Tristate bus IM Pot

thuesters 555 NAND Clock
Resisters
Bus
ALU
RAM

Mille