

4 x 4 REGISTER FILE OPEN-COLLECTOR


The TTL/MSI SN54/74LS170 is a high-speed, low-power 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.

Open-collector outputs make it possible to connect up to 128 outputs in a wired-AND configuration to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length.

The SN54/74LS670 provides a similar function to this device but it features 3-state outputs.

- Simultaneous Read/Write Operation
- Expandable to 512 Words of n-Bits
- Typical Access Time of 20 ns
- Low Leakage Open-Collector Outputs for Expansion
- Typical Power Dissipation of 125 mW

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

PIN NAMES LOADING (Note a)

		HIGH	LOW
D_1-D_4	Data Inputs	0.5 U.L.	0.25 U.L.
WA, WB	Write Address Inputs	0.5 U.L.	0.25 U.L.
EW	Write Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
<u>R</u> A, RB	Read Address Inputs	0.5 U.L.	0.25 U.L.
ER	Read Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
Q_1-Q_4	Outputs (Note b)	Open-Collector	5 (2.5) U.L.

NOTES:


a. 1 TTL Unit Load (U.L.) = $40 \mu A HIGH/1.6 mA LOW$.


b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive must be supplied by an external resistor to V_{CC}.

SN54/74LS170

4 x 4 REGISTER FILE OPEN-COLLECTOR


LOW POWER SCHOTTKY





SN54/74LS170

LOGIC DIAGRAM



SN54/74LS170

WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)

WF	RITE INPL	JTS	WORD						
WB	WA	EW	0	1	2	3			
L	L	L	Q = D	Q ₀	Q ₀	Q ₀			
L	Н	L	Q_0	Q = D	Q_0	Q_0			
Н	L	L	Q_0	Q_0	Q = D	Q_0			
Н	Н	L	Q_0	Q_0	Q_0	Q = D			
Х	Χ	Н	Q_0	Q_0	Q_0	Q_0			

READ FUNCTION TABLE (SEE NOTES A AND D)

RE	AD INPL	JTS		OUTI	PUTS	
RB	R_{A}	E _R	Q ₁	Q_2	Q_3	Q_4
L	L	L	W0B1	W0B2	W0B3	W0B4
L	Н	L	W1B1	W1B2	W1B3	W1B4
Н	L	L	W2B1	W2B2	W2B3	W2B4
Н	Н	L	W3B1	W3B2	W3B3	W3B4
Х	Χ	Н	Н	Н	Н	Н

NOTES: A. H = HIGH Level. L = LOW Level, X = Irrelevant.

- B. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.
- $\text{C. } \mathbf{Q}_0 = \text{the level of } \mathbf{Q} \text{ before the indicated input conditions were established.}$
- D. W_{0B1} = The first bit of word 0, etc.

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Vон	Output Voltage — High	54, 74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits				
Symbol	Parameter		Min	Тур	Max	Unit	Tes	t Conditions
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
\/	Innut I OW Voltage	54			0.7	V	Guaranteed Input	LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
IOH	Output HIGH Current	54, 74			100	μΑ	V _{CC} = MIN, V _{OH} = MAX	
VOL	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} \text{ or } V_{IH}$
		74		0.35	0.5	V	I _{OL} = 8.0 mA	per Truth Table
IIH	Input HIGH Current Any D, R, W ER, EW				20 40	μА	V _{CC} = MAX, V _{IN} = 2.4 V	
	Any D, R, W E _R , E _W				0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current Any D, R, W ER, EW				-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
Icc	Power Supply Current				40	mA	V _{CC} = MAX	

SN54/74LS170

AC CHARACTERISTICS $(T_A = 25^{\circ}C)$

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
^t PLH ^t PHL	Propagation Delay, Negative- Going E _R to Q Outputs		20 20	30 30	ns	Figure 1	
^t PLH ^t PHL	Propagation Delay, R _A or R _B to Q Outputs		25 24	40 40	ns	Figure 2	V _{CC} = 5.0 V C _L = 15 pF
^t PLH ^t PHL	Propagation Delay, Negative- Going E _W to Q Outputs		30 26	45 40	ns	Figure 1	$C_L = 15 \text{ pr}$ $R_L = 2.0 \text{ k}\Omega$
[†] PLH [†] PHL	Propagation Delay, Data Inputs to Q Outputs		30 22	45 35	ns	Figure 1	

AC SETUP REQUIREMENTS $(T_A = 25^{\circ}C)$

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
t _W	Pulse Width, E _R , E _W	25			ns		
t _S	Setup Time, Data to E _W	10			ns		
t _S	Setup Time, W _A , W _B to E _W	15			ns	$V_{CC} = 5.0 \text{ V}$ $R_{L} = 2.0 \text{ k}\Omega$	
th	Hold Time, Data to E _W	15			ns	$R_L = 2.0 \text{ k}\Omega$	
th	Hold Time, W _A , W _B to E _W	5.0			ns]	
tLATCH	Latch Time	25			ns		

VOLTAGE WAVEFORMS




Figure 1 Figure 2