STW

Store Word

Assembler Format

STW SR, BaseR, offset6



Operation

MEM[BaseR + LSHF(SEXT(offset6), 1)] = SR;

RYF 22 Jegs

Description

The contents of SR are stored into the word-aligned memory location whose address is obtained by sign-extending offset6 to 16 bits, left-shifting the result by one bit and adding this to the contents of the base register.

Example

STW R4, R2, #10 ; $MEM[R2 + 20] \leftarrow R4$

R2 - Data

Note

The base register must contain a word address (i.e., its contents must be even). If the base register contains an odd address, an illegal operand address exception occurs.

BaseR > ARF 72?	
WE REED	
R RF OFF	
MAR Loca	ded
SR -7 ARF R RF	
I8-15 ON	
Io-7 ON	
18-15 OFF 10-7 6FF	
R RF OFF MDR	londed
MPR OI ON	MEM W OFF
WELM M ON	MDR 62 OFF
MEM WOFF	MDR 35 OFF
MDR O, OFF	
MDR 02 ON	
MOR 35 ON IR	
MOR 35 END'High	- lacrement MAR
MEM WON	1 stellowers

,

```
STW
 0111
   STW R4, R2, #10 MEM [ R2+20] + R4
          D, L, #
 LOAD MAR
 Write MDR
OUT Rey to BUS
  BaseR -7 RF Ko-2
   Output RF
    IN MAR
OFF WAR
OFF RANGE
```