
LC-3 Instruction Processing

(Textbook's Chapter 4)





Instruction Processing



Phases of instruction processing

Six basic phases of instruction processing:

$$F \rightarrow D \rightarrow EA \rightarrow OP \rightarrow EX \rightarrow S$$

- · NOTE:
 - ·Not all phases are needed by every instruction
 - ·All instructions will go through F and D at least
- Phases may take more than 1 machine cycle




FETCH

Load next instruction (at address stored in PC) from memory into Instruction Register (IR).

- Copy contents of PC into MAR.
- Send "read" signal to memory.
- Copy contents of MDR into IR.

Then increment PC, so that it points to the next instruction in sequence.

- PC becomes PC+1.




DECODE

First identify the opcode.

- In LC-3, this is always the first four bits of instruction.
- A 4-to-16 decoder asserts a control line corresponding to the desired opcode.

Depending on opcode, identify other operands from the remaining bits.


- Example:
 - for LDR, last six bits is offset
 - for ADD, last three bits is second source operand



EVALUATE ADDRESS

For instructions that require memory access, compute address used for access.


- add offset to base register (as in LDR)
- add offset to PC
- add offset to zero
- set source registers addresses



FETCH OPERANDS

Obtain source operands needed to perform operation.


- load data from memory (LDR)
- read data from register file (ADD)



EXECUTE

Perform the operation, using the source operands.


- send operands to ALU and assert ADD signal
- do nothing (e.g., for loads and stores)



STORE RESULT

Write results to destination. (register or memory)

- result of ADD is placed in destination register
- result of memory load is placed in destination register
- for store instruction, data is stored to memory
 - write address to MAR, data to MDR
 - assert WRITE signal to memory




LC-3 Data Path

Filled arrow

= info to be processed.

Unfilled arrow

= control signal.







Data Path Components (1)

Global bus

- special set of wires that carry a 16-bit signal to many components
- inputs to the bus are "tri-state devices," that only place a signal on the bus when they are enabled
- only one device "speaks" on the bus at any given time
 - · control unit decides which signal "drives" the bus
- any number of components can read the bus
 - the control unit write-enables the destination device

Memory

- Control and data registers for memory and I/O devices
- memory: MAR, MDR (also control signal for read/write)

LC-3 Data Path


Memory Components:

Memory

Mem. Address Reg.

Mem. Data Reg.

Mem Enable, R, W





CMPE12 - Winter 2009 - Joel Ferguson



Data Path Components (2)

ALU

- Accepts inputs from register file and from sign-extended bits from IR (immediate field).
- Output goes to bus, and is used by condition code logic, register file, memory

Register File

- Two read addresses (SR1, SR2), one write address (DR)
- Input from bus
 - · result of ALU operation or memory read
- Two 16-bit outputs
 - · used by ALU, PC, memory address
 - · data for store instructions passes through ALU




LC-3 Data Path

Register File

Registers RO-R7
16 bits Data in
2 x 16 bits Data out
10 control bits

ALU and SR2MUX

Data: 3 16-bit words
Control: 2 bits for ALU
and 1 bit for MUX





CMPE12 - Winter 2009 - Joel Ferguson



Data Path Components (3)

PC and PCMUX

- There are three inputs to PC, controlled by PCMUX
 - 1. PC+1 FETCH stage
 - 2. Address adder BR, JMP
 - 3. bus TRAP (discussed later)

MAR and MARMUX


- There are two inputs to MAR, controlled by MARMUX
 - 1. Address adder LD/ST, LDR/STR
 - 2. Zero-extended IR[7:0] -- TRAP (discussed later)

LC-3 Data Path

PC; PCMUX; incrementer PC gets data from 1 of 8 sources. Which instructions use which?

MAR and MARMUX

MAR gets data from how many sources?





CMPE12 - Winter 2009 - Joel Ferguson

Data Path Components (4)

Condition Code Logic

- Looks at value on bus and generates N, Z, P signals
- Registers set only when control unit enables them (LD.CC)
 - only certain instructions set the codes (ADD, AND, NOT, LD, LDI, LDR, LEA)

Control Unit - Finite State Machine


- On each machine cycle, changes control signals for next phase of instruction processing
 - who drives the bus? (GatePC, GateALU, ...)
 - · which registers are write enabled? (LD.IR, LD.REG, ...)
 - · which operation should ALU perform? (ALUK)
 - •
- Logic includes decoder for opcode, etc.



LC-3 Data Path

Condition Code Logic
Sets codes when LD.CC
allows.

Control Unit
Is an FSM
Controls everything based on instruction.





CMPE12 - Winter 2009 - Joel Ferguson

Data Path Components (5)


Effective Address Mux and Adder

- Computes addresses for PC and MAR
- Used for most instructions that affect the PC or access memory

```
(BRA, JMP, LD, ST, JSR, etc.)
```

LC-3 Data Path

Effective Address
Computation Units:
For almost all PC and
MAR computations.







x30A2 add R2,R0,R1


R0 = x0230

R1 = x1111

R2 = x2222

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1) Fetch 1st step(from mem)








x30A2 add R2,R0,R1

R0 = x0230

R1 = x1111

R2 = x2222

1) Fetch 2nd step








x30A2 add R2,R0,R1

R0 = x0230

R1 = x1111

R2 = x2222

2) Decode








x30A2 add R2,R0,R1

R0 = x0230

R1 = x1111

R2 = x2222

3) Evaluate
Address
and Fetch
Operands







x30A2 add R2,R0,R1


R0 = x0230

R1 = x1111

R2 = x2222

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

5) Execute





CMPE12 - Winter 2009 - Joel Ferguson

8 - 25


x30A2 add R2,R0,R1

R0 = x0230

R1 = x1111

R2 = x1341

6) Store Results








X3117 LDR R3,R5,xB

R3 = x3451

R5 = x8800

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1) Fetch 1st step








X3117 LDR R3,R5,xB

R3 = x3451

R5 = x8800

1) Fetch 2nd step








X3117 LDR R3,R5,xB

R3 = x3451

R5 = x8800

2) Decode








X3117 LDR R3,R5,xB

R3 = x3451

R5 = x8800

4) Evaluate Address






- 30

X3117 LDR R3,R5,xB

R3 = x3451

R5 = x8800

4) Fetch Operands








x????

X3117 LDR R3,R5,xB

R3 = x3451

R5 = x8800

5) Execute








x????

X3117 LDR R3,R5,xB

R3 = mem[x880B]

R5 = x8800

6) Store Results






x????

x3040 BRZ EndLoop EndLoop = x3030

Therefore mem[x3040] = x05EF

1) Fetch 1st step








x3040 BRZ EndLoop

EndLoop = x3030

1) Fetch 2nd step








x3040 BRZ EndLoop

2) Decode








x3040 BRZ EndLoop

xFFEF (16bits)

x1EF (9bits)

3) Evaluate Address





CMPE12 - Winter 2009 - Joel Ferguson




x3040 BRZ EndLoop

xFFEF (16bits)

(no operand fetch)

5) Execute






CMPE12 - Winter 2009 - Joel Ferguson



x3040 BRZ EndLoop

6) Store Results (none)








X3317 STR R3,R5,xB

R3 = x3451

R5 = x8800

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1) Fetch 1st step








X3117 STR R3,R5,xB

R3 = x3451

R5 = x8800

1) Fetch 2nd step








X3117 STR R3,R5,xB

R3 = x3451

R5 = x8800

2) Decode








X3117 STR R3,R5,xB

R3 = x3451

R5 = x8800

4) Evaluate Address





CMPE12 - Winter 2009 - Joel Ferguson




X3117 STR R3,R5,xB

R3 = x3451

R5 = x8800

ALU told to AND. AND(x3451,x3451) = x3451

4) Fetch Operands








X3117 STR R3,R5,xB

R3 = x3451

R5 = x8800

5) Execute (none)








X3117 STR R3,R5,xB

= x3451

R5 = x8800

mem[x880B] < -x3451

6) Store Results







Recommended and Homework exercises:

- Ex 4.8, 4.10
- Ex 4.13 and 4.16 (a little bit more advanced)
- To Turn in Feb 11: For the instruction LD R1, NAME, show the Evaluate Address phase of the instruction by showing the inputs and outputs of the Effective Address Computation Units. Instruction at x3010 NAME at x3025