ADD

Addition

Assembler Formats

ADD DR, SR1, SR2 ADD DR, SR1, imm5

Encodings 8 7 6 2 1 0 15 12 11 9 8 6 5 4 3 2 0 0001 DR SR1 0 00 SR2

Operation

```
if (bit[5] == 0)
    DR = SR1 + SR2;
else
    DR = SR1 + SEXT(imm5);
setcc();
```

Description

If bit [5] is 0, the second source operand is obtained from SR2. If bit [5] is 1, the second source operand is obtained by sign-extending the imm5 field to 16 bits. In both cases, the second source operand is added to the contents of SR1, and the result stored in DR. The condition codes are set, based on whether the result is negative, zero, or positive.

Examples

ADD R2, R3, R4 ; R2 \leftarrow R3 + R4 ADD R2, R3, #7 ; R2 \leftarrow R3 + 7

ADD	
ALU: So = H S1 = L S2 = L S3 = H M = L	
RFAC SR2	
RF R ON	
ALU RZW OFF	2 SRZ Localed
RF A = SRI ALU CE ON	L Result obtained
ALU CE OFF RF R OFF ALU RZW OFF	
RF A < DR RF W ON RF W ON RF W OFF ALV DE OFF	- DR Wiither
ALU OC	

X 50 2 N U R 2 W 0 R 2 W & S R 1 0 U F F 0 H X CE N U 0 E U C F F 0 0 0 R E F A & D R 4 N U 0 W ON F W OF F 0 0 F E F 0 0