# Instruction-Level Parallelism (1)

Lecture 4 September 18<sup>th</sup>, 2023

Jae W. Lee (<u>jaewlee@snu.ac.kr</u>)
Computer Science and Engineering
Seoul National University

**Slide credits**: Instructor's slides from Elsevier Inc.

## **Instruction-Level Parallelism**

## ■ Pipelining become universal technique in 1985

- Overlaps execution of instructions
- Exploits "Instruction Level Parallelism"

## Beyond this, there are two main approaches:

- Hardware-based dynamic approaches
  - Used in server and desktop processors
  - Not used as extensively in mobile processors
  - Actually, commonplace in mobile processors as well!
- Compiler-based static approaches
  - Not as successful outside of scientific applications

## **Instruction-Level Parallelism**

- When exploiting instruction-level parallelism, goal is to minimize CPI
  - Pipeline CPI = Ideal pipeline CPI + Structural stalls +

Data hazard stalls +

Control stalls

- Parallelism with basic block is limited
  - Typical size of basic block = 3-6 instructions
  - Must optimize across branches

## **Outline**

**Textbook: Chapter 3.1-3.3** 

- Instruction-Level Parallelism and Dependences
- Compiler Techniques for Exposing ILP
- Advanced Branch Prediction

## Instruction-Level Parallelism

- ILP is limited by
  - Resource conflicts (ALU, functional models...)
  - Dependences

#### Three types of dependences

- (True) Data dependences
- Name dependences
- Control dependences

# **Data Dependence**

- , RAW/WAW
- Instruction *j* is data dependent on instruction *i* if  $\int_{i}$   $\rightarrow$   $\int_{0}$ 
  - Instruction i produces a result that may be used by instruction j
  - Instruction j is data dependent on instruction k and instruction k is data dependent on instruction i  $\int_{\mathbf{k}} \rightarrow \int_{\mathbf{k}} \rightarrow \int_{\mathbf{k}}$
- Example\*: which instruction pairs are data dependent?

```
Loop: fld f0.0(x1) # f0=array element fadd.d f4,f0,f2 # add scalar in f2 fsd f4,0(x1) # store result addi x1,x1,-8 # decrement pointer 8 bytes bne x1,x2,Loop # branch x1!=x2
```

Dependent instructions cannot be executed simultaneously

<sup>\*</sup> Note: this example is based on MIPS ISA ( $5^{th}$  Ed.). There is one-to-one correspondence to RISC-V ISA ( $6^{th}$  Ed.).

# **Data Dependence**

- Dependencies are a property of programs
- Pipeline organization determines if dependence is detected and if it causes a stall
- Data dependence conveys:
  - Possibility of a hazard
  - Order in which results must be calculated
  - Upper bound on exploitable instruction level parallelism
- Dependencies that flow through memory locations are difficult to detect
  - "memory disambiguation" problem

    Does 100(R4) = 20(R6)?

    Let be possible that  $R4^{*} = R6^{*}$
  - - From different loop iterations, does 20(R6) = 20(R6)?

# Name Dependence

- Two instructions use the <u>same name but no flow</u> of information
  - Not a true data dependence, but is a problem when reordering instructions
  - Antidependence: instruction j writes a register or memory location that instruction i reads (WAR)
    - Initial ordering (i before j) must be preserved
  - Output dependence: instruction i and instruction j write the same register or memory location
    - Ordering must be preserved
- To resolve, use renaming techniques

## **Data and Name Dependence: Examples**

(True) Data dependence

Anti-dependence

Output dependence

## **Data Hazards**

- A data hazard exists if
  - There is a name or data dependence between instructions, and
  - They are close enough that overlap during execution would change the order of access to the operand involved in the dependence
- Three types of data hazards (depending on the order of read and write accesses) corresponding to three types of dependences
  - Read after write (RAW) hazard true data dependence
  - Write after write (WAW) hazard output dependence
  - Write after read (WAR) hazard anti-dependence

# **Control Dependence**

- Ordering of instruction i with respect to a branch instruction
  - Instruction control dependent on a branch cannot be moved before the branch so that its execution is no longer controlled by the branch
  - An instruction not control dependent on a branch cannot be moved after the branch so that its execution is controlled by the branch

## **Control Dependence**

### Examples

# Example 1: add x1,x2,x3 beq x4,x0,Le-branch sub x1,x1,x6 L: ... (palaint) or x7,x1,x8

or instruction data dependent on add and sub

#### Example 2:

```
add x1,x2,x3
beq x12,x0,skip
sub x4,x5,x6
add x5,x4,x9
skip:
```

## Assume x4 isn't used after skip

Possible to move sub before the branch

#### Technique 1: Pipeline scheduling

- Separate dependent instruction from the source instruction by the pipeline latency of the source instruction
- Example:

```
for (i=999; i>=0; i=i-1)
x[i] = x[i] + s;
```

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1
Load double	Store double	0

#### Technique 1: Pipeline scheduling

Unoptimized code (with –O0)

```
fld
                  f0,0(x1)
Loop:
         stall
         fadd.d
                 f4, f0, f2
         stall
         stall
         fsd
                  f4,0(x1)
         addi
                  x1, x1, -8
                  (assume Int ALU to branch latency is 1)
         stall
         bne
                  x1,x2,Loop
```

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1
Load double	Store double	0

## **■** Technique 1: Pipeline scheduling

Pipeline optimized code (with –O2)

fld f0,0(x1)

addi x1,x1,-8

fadd.d f4,f0,f2

stall

stall
fsd f4,8(x1)

bne x1,x2,Loop

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1
Load double	Store double	0

### Technique 2: Loop unrolling

- Unroll by a factor of 4 (assume # elements is divisible by 4)
- Eliminate unnecessary instructions

```
// 1-cycle stall
Loop:
         fld
                 f0,0(x1)
                 f4,f0,f2
                                    // 2-cycle stall
         fadd.d
                                    // drop addi & bne
         fsd
         fld
                  f6, -8(x1)
         fadd.d
                 f8,f6,f2
                 f8, -8(x1)
                                   // drop addi & bne
         fsd
         fld
                 f0,-16(x1)
         fadd.d
                 f12, f0, f2
         fsd
                 f12,-16(x1)
                                   // drop addi & bne
         f1d
                 f14, -24(x1)
         fadd.d
                 f16, f14, f2
                                 Note: number of live registers
                 f16, -24(x1)
         fsd
                                 vs. original loop
         addi
                 x1, x1, -32
         bne
                 x1,x2,Loop
```

How may cycles it would take??

t register pressure, complex c

### Technique 2: Loop unrolling

What if we combine loop unrolling with pipeline scheduling?

```
Loop:
         fld
                  f0,0(x1)
                  f6, -8(x1)
         fld
                  f8,-16(x1)
         fld
         fld
                  f14, -24(x1)
                                       no stall!
         fadd.d
                 f4, f0, f2
                  f8, f6, f2
         fadd.d
                  f12,f0,f2
         fadd.d
                  f16, f14, f2
         fadd.d
         fsd
                  f4,0(x1)
         fsd
                  f8, -8(x1)
         fsd
                  f12, -16(x1)
         fsd
                  f16, -24(x1)
                                  How may cycles it would take??
                  x1, x1, -32
         addi
         bne
                  x1,x2,Loop
```

- Technique 2: Loop unrolling
  - What if number of loop iterations is unknown at compile time?
    - Number of iterations = n
    - Goal: make k copies of the loop body
  - Solution: Strip mining!
    - Generate pair of loops:
      - First executes n mod k times
      - Second executes n / k times

19

## **Advanced Branch Prediction**

#### Motivation


- Branch penalties limit performance of deeply pipelined processors
  - Accounting for 16% of total instructions in SPECint92
  - Accounting for 8% in SPECfp92
- Modern branch predictors have high accuracy (>95%) and can reduce branch penalties significantly

#### Required hardware support

- Prediction structures
  - Branch history tables, branch target buffers, etc.
- Misprediction recovery mechanisms
  - Keep result computation separate from commit
  - Kill instructions following branch in pipeline
  - Restore state to state following branch


#### Basic 2-bit predictor

- For each branch
  - Predict taken or not taken
  - If the prediction is wrong two consecutive times, change prediction



#### Correlating predictor

- Multiple 2-bit predictors for each branch
- One for each possible combination of outcomes of preceding n branches




#### Local predictor

- Multiple 2-bit predictors for each branch
- One for each possible combination of outcomes for the last n occurrences of this branch

#### Tournament predictor:

Combine correlating predictor with local predictor



#### Branch Prediction Performance

