Instruction Set Architecture (ISA) (2)

Lecture 2 March 11th, 2023

Jae W. Lee (<u>jaewlee@snu.ac.kr</u>)
Computer Science and Engineering
Seoul National University

Slide credits: Instructor's slides from Elsevier Inc.

Review - ISA vs. Implementation


■ ISA is the hardware/software interface

- Defines set of programmer visible state (P,R,M)
- Defines data types
- Defines instruction semantics (operations, sequencing)
- Defines instruction format (bit encoding)
- Examples: MIPS, Alpha, x86, IBM 360, VAX, ARM, JVM

Many possible implementations of one ISA

- 360 implementations: model 30 (c. 1964), z900 (c. 2001)
- x86 implementations: 8086 (c. 1978), 80186, 286, 386, 486, Pentium, Pentium Pro, Pentium-4, Core i7, AMD Athlon, AMD Opteron, Transmeta Crusoe, SoftPC
- MIPS implementations: R2000, R4000, R10000, ...
- JVM: HotSpot, PicoJava, ARM Jazelle, ...

The MIPS ISA: MIPS Green Card (5th Ed.)



Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

The RISC-V ISA: RISC-V Green Card (6th Ed.)

)), c		ISC-V	,	0		THMETIC CORE		STRUCTION SET				
	7	_		Reference	Data		M Multiply Extens MONIC		NAME	DESC	PIPTION	(in Verilog)	
RVe	64I BASE I	NTE	GER INSTRUCTIONS, in al	phabetical order		mul.			MULtiply (Word)		(R[rs1] * R		
MN	EMONIC			DESCRIPTION (in Verilog)	NOTE	mulh		R	MULtiply High			t[rs2])(127:64)	
	, addw		ADD (Word)	R[rd] = R[rs1] + R[rs2]	1)	mulh:	u u	R	MULtiply High Unsigned			([rs2])(127:64)	
add	i,addiw	1	ADD Immediate (Word)	R[rd] = R[rs1] + imm	1)	mulh:	BU	R	MULtiply upper Half Sign/L				
and		R	AND	R[rd] = R[rs1] & R[rs2]		div,		R	DIVide (Word)		(R[rs1] / R		
and	1	1	AND Immediate	R[rd] - R[rs1] & imm		divu		R	DIVide Unsigned		(R[rs1] / R		
aui	рс	U	Add Upper Immediate to PC	R[rd] = PC + {imm, 12'b0}		ren,	remw	R	REMainder (Word)		-(R[rs1] % F		
beq		SB	Branch EQual	if(R[rs1]R[rs2)			remuw	R	REMainder Unsigned		(R[n1] % I		
				PC=PC+{imm,1b'0}					(Word)	refres	(idini) in	rdr-1)	
bge		SB	Branch Greater than or Equal	if(R[rs1]>=R[rs2)			F and RV64D Floa	ting-	Point Extensions				
				PC=PC+{imm,1b'0}		fld,			Load (Word)		M[R[rs1]+i		
bge	u	SB	Branch ≥ Unsigned	if(R[rs1]>=R[rs2)	2)	fsd,			Store (Word)		s1]+imm]=1		
blt		en	Branch Less Than	PC=PC+{imm,1b'0}			s, fadd.d	R	ADD		F[rs1] + F[r		
blt		SB	Branch Less Than Unsigned	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}<br">if(R[rs1]<r[rs2) pc="PC+{imm,1b'0}</td"><td>20</td><td></td><td>.s,fsub.d</td><td>R</td><td>SUBtract</td><td></td><td>F[181] - F[1</td><td></td><td></td></r[rs2)></r[rs2)>	20		.s,fsub.d	R	SUBtract		F[181] - F[1		
bne	u	SB	Branch Not Equal	if(R[rs1]!=R[rs2) PC=PC+{imm,1b0}	2)		s,fmul.d	R	MULtiply		F[rs1] * F[r		
CSE		I					.s,fdiv.d	R	DIVide		F[rs1] / F[n		
CSE		i	Cont./Stat.RegRead&Clear Cont./Stat.RegRead&Clear	R[rd] = CSR;CSR = CSR & -R[rs1] R[rd] = CSR;CSR = CSR & -imm			t.s,fsqrt.d	R	SQuare RooT		sqrt(F[rs1])		
COL	ICI		Imm	R[tu] = CSR;CSR = CSR & -imm			d.s, fmadd.d	R	Multiply-ADD		F[rs1] *F[r		
car		1	Cont./Stat.RegRead&Set	R[rd] = CSR; CSR = CSR R[rs1]			b.s, fmsub.d	R	Multiply-SUBtract		F[rs1] * F[r		
car		î					dd.s,fnmadd.d	R	Negative Multiply-ADD	F[rd] =	-(F[rs1] * F	F[rs2] + F[rs3])	
100			Cont./Stat.RegRead&Set Imm	R[rd] = CSR; CSR = CSR imm			ub.s,fnmsub.d	R	Negative Multiply-SUBtra				
car	rw	1	Cont/Stat.RegRead&Write	R[rd] = CSR; CSR = R[rs1]		fagn	j.s,Esgnj.d	R	SiGN source			\$>,F[rs1]<62:0>)	
CSE		i	Cont./Stat.Reg Read&Write	R[rd] = CSR; CSR = R[rs1] R[rd] = CSR; CSR = imm			jn.s,fsgnjn.d	R	Negative SiGN source			63>), F[ns1]<62:	(<0)
uot			Imm	Actor - Cor, Cor - Illin		fagn	jx.s,fsgnjx.d	R	Xor SiGN source	F[rd] =	(F[n2]<63	>^F[n1]<63>,	
ebr	eak	1	Environment BREAK	Transfer control to debugger						F[rs1]	c62:0>}		
eca		i	Environment CALL	Transfer control to operating system			s,fmin.d	R	MINimum			[rs2]) ? F[rs1] : F	
fen		î	Synch thread	Synchronizes threads			.s, fmax.d	R	MAXimum			[rs2]) ? F[rs1] : F	[rs2]
	ce.i	î	Synch Instr & Data	Synchronizes writes to instruction			s, feq.d	R	Compare Float EQual			F[rs2])?1:0	
			Synch mod & Data	stream			s,flt.d		Compare Float Less Than		(F[rs1] <f[< td=""><td></td><td></td></f[<>		
ial		UI	Jump & Link	R[rd] = PC+4: PC = PC + {imm,1b0}			s,fle.d		Compare Float Less than or			F[rs2]) ? 1:0	
ial	r	1	Jump & Link Register	R[rd] = PC+4; PC = R[rs1]+imm	3)		ss.s,fclass.d		Classify Type		class(F[rs1]	D	
1b		î	Load Byte	R[rd]=	4)		s.x,fmv.d.x	R	Move from Integer		R[rs1]		
			Load Dyk	{56'bM[](7),M[R[rs1]+imm](7:0)}	4)		x.s,fmv.x.d	R	Move to Integer		F[rs1]		
1.bu		1	Load Byte Unsigned	$R[rd] = \{56'b0,M[R[rs1]+imm](7:0)\}$		fevt	.s.d	R	Convert to SP from DP		single(F[rs1		
ld		1	Load Doubleword	R[rd] = M[R[rs1]+imm](63:0)		fovt	.d.s	R	Convert to DP from SP	F[rd] =	double(F[rs	sl))	
1h		i	Load Halfword	R[rd]=	4)		.s.w,fcvt.d.w	R	Convert from 32b Integer		float(R[rs1]		
			Loud Hall Hold	{48'bM[](15),M[R[rs1]+imm](15:0)}	/	fcvt	.s.l,fcvt.d.l	R	Convert from 64b Integer	F[rd] =	float(R[rs1])(63:0))	
1hu		1	Load Halfword Unsigned	$R[rd] = \{48'b0,M[R[rs1]+imm](15:0)\}$		fcvt	.s.wu,fcvt.d.wu	R	Convert from 32b Int	F[rd] =	float(R[rs1]](31:0))	
lui		U	Load Upper Immediate	R[rd] = {32b'imm<31>, imm, 12'b0}			s.lu,fcvt.d.lu		Unsigned Convert from 64b Int	m.n.	float(R[rs1]	1152.000	
1w		1	Load Word	R[rd]=	4)	TOVE	.s.lu,fevt.d.lu	K	Unsigned	F[rd]	Don(R[191]	[(63:30))	
				{32'bM[](31),M[R[rs1]+imm](31:0)}		fcvt	.w.s,fcvt.w.d	R	Convert to 32b Integer	R[rd](3	31:0) = integ	er(F[rs1])	
1wu		1	Load Word Unsigned	R[rd] = {32b0,M[R[rs1]+imm](31:0)}			.l.s,fcvt.l.d	R	Convert to 64b Integer		63:0) = integ		
or		R	OR	R[rd] = R[rs1] R[rs2]		fovt	.wu.s,fcvt.wu.d	R	Convert to 32b Int Unsign	ed R[rd]((1:0) = integ	er(F[rs1])	
ori		1	OR Immediate	R[rd] = R[rs1] imm		fovt	.lu.s, fevt.lu.d	R	Convert to 64b Int Unsign	ed R[rd](6	53:0) = integ	er(F[rs1])	
sb		S	Store Byte	M[R[rs1]+imm](7:0) = R[rs2](7:0)		RV64	A Atomtic Extension	on					
sd		S	Store Doubleword	M[R[rs1]+imm](63:0) = R[rs2](63:0)		amoai	dd.w,amoadd.d	R	ADD	R[rd]	M[R[rs1]].		
ah		S	Store Halfword	M[R[rs1]+imm](15:0) = R[rs2](15:0)						M[R[n	1]] - M[R[r	rs1]] + R[rs2]	
s11	, sllw	R	Shift Left (Word)	$R[rd] = R[rs1] \Leftrightarrow R[rs2]$	1)	amoas	nd.w,amoand.d	R	AND		M[R[rs1]],	rs1]] & R[rs2]	
	i,slliw	1	Shift Left Immediate (Word)	$R[rd] = R[rs1] \ll imm$	1)	amon	ax.w,amomax.d	R	MAXimum	Rini) -	= M[R[rs1]],	isijja: kliszj	
slt		R	Set Less Than	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	.,			**		if (R[rs	2] > M[R[n1]][) M[R[rs1]] = R[[m2]
alt	1	î	Set Less Than Immediate	R[rd] = (R[rs1] < imm) ? 1 : 0		amone	xu.w,amomaxu.d	R	MAXimum Unsigned	R[rd]=	M[R[rs1]].		
slt		î	Set < Immediate Unsigned	R[rd] = (R[rs1] < imm) ? 1 : 0	2)	0000	in.w.amomin.d	n	MINimum	if (R[rs.	2] > M[R[rs1] M[R[rs1]],][) M[R[rs1]] = R[rs2]
slt		R	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	2)	amon.	w, amomin.d			if (Rfs:	2] < MIRIOT][) M[R[n1]] - R[in/21
	, STAW	R	Shift Right Arithmetic (Word)	$R[rd] = R[rs1] \gg R[rs2]$	1,5)	amond	inu.w,amominu.d	R	MINimum Unsigned	R[nf]=	M[R[rs1]].		
	i.sraiw	ī	Shift Right Arith Imm (Word)		1.5)		r.w.amoor.d	R	OR	if (R rs	2] < M[R[rs1]]]) M[R[rs1]] - R[m2]
	srlw	R	Shift Right (Word)	R[rd] = R[rs1] >> R[rs2]	1,3)	amoo	r.w, amoor.d	K	OK	K[rd] =	- M[R[rs1]], st]] = M[R[r	rs1111 R(rs21	
	i.srliw	ï	Shift Right Immediate (Word)	R[rd] = R[rs1] >> imm	1)	amoss	vap.w,amoswap.d	R	SWAP	R[rd]	M[R[rs1]].	M[R[rs1]] = R[rs	s2]
	, subw	R	SUBtract (Word)	R[rd] = R[rs1] - R[rs2]	1)	amox	or.w,amoxor.d	R	XOR	R[rd] =	- M[R[rs1]],		
aw	, out	S	Store Word	M[R[rs1]+imm](31:0) = R[rs2](31:0)	.,		lr.d		Load Reserved		s1]] = M[R[r - M[R[rs1]],	rs1]] ^ R[rs2]	
XOE		R	XOR	R[rd] = R[rs1] ^ R[rs2]		AE.W	,1r.a	K	Load Reserved	K[rd]	- M[K[rs1]], stion on M[R	Her. 222	
XOE			XOR Immediate	R[rd] = R[rs1] ^ imm		BC.W.	sc.d	R	Store Conditional	if reser	ved, M[R[rs	[1] = R[rs2],	
				ghtmost 32 bits of a 64-bit registers						R[rd] =	0; else R[rd	dJ = 1	
	2) Ope	ration	assumes unsigned integers (in	stead of 2's complement)		-							
	3) The	least.	significant bit of the branch ad	fress in jalr is set to 0		COR	E INSTRUCTIO						
	4) (sign	red) L	oad instructions extend the sig	n bit of data to fill the 64-bit register				26			14 12	11 7	6
	5) Repi	nearle:	the sign bit to fill in the leftme	st bits of the result during right shift		R	funct7			sl	funct3	rd	Op
	 Mult The 	Sing!	with one operand signed and or	we unsigned on operation using the rightmost 32 bits	of a fit.	1	imm	[11:0		sl	funct3	rd	Op
	hir I	Single regi:	ter som aves a singre-precisie	a operation using the rightmost 32 bits	9 4 94-	8	imm[11:5]		rs2 r	sl	funct3	imm[4:0]	opc
				ich properties are true (e.g., -inf, -0,+0	+inf	SB	imm[12 10:5	5]		sl	funct3	imm[4:1 11]	opc
	dene	vm, .	.)			U		_	imm[31:12]			rd	opc
				an interpose itself between the read and	d the	UJ		im	m[20 10:1 11 19:12]			rd	ope
	write	of th	e memory location										
	The imm	ediate	field is sign-extended in RISC	·F									

SEUDO INST	RUCII	0.43			3	REGI	SILK	CAME,	USE, CA	LLING CON	VENTION			4
NEMONIC	NAME		DESCRIPTIO		USES	R	EGISTE	R	NAM					SAVER
eqz nez	Branch Branch		if(R[rs1]==0)	PC=PC+{imm,1b'0} PC=PC+{imm,1b'0}	beq		NO.		zero		nstant value	0		N.A.
abs.s,fabs.d		r zero te Value]<0)?-F[rs1]:F[rs1]		-	x1 x2		ra		address			Caller
mv.s.fmv.d	FP Mov		F[rd] = F[rs1]		fegnj	_	8.2		ab ab		pointer			Callee
neg.s,fneg.d	FP negr	ric	F[rd] = -F[rs]	1]	fegnjn	_	264		tp.		pointer pointer			
	Jump	and the same	PC = {imm,11 PC = R[rs1]	6/0)	jal		×5-×7		t0-t	2 Temps				Caller
	Jump re Load ac		R[rd] = addre	55	auipo		×8		80/f		register/Fran	ne pointer		Callee
i	Load in		R[rd] = imm		addi		ж9		81	Saved	register			Callee
7	Move		R[rd] = R[rs1]	1	addi		x10-x11		a0-a			s/Return values		Caller
eg op	Negate		R[rd] = -R[rs	1]	addi.		x12-x17 x18-x27		a2-a		on argument	S		Caller
ot.	No ope	ration	R[0] = R[0] R[rd] = -R[rs]	III.	wori		x28-x31	_	t3-t		registers		_	Callee
et	Return		PC = R[1]		jalr		£0-£7		ft0-f		mporaries			Caller Caller
eqz	Set = ze		R[rd] = (R[rs]	1]== 0) ? 1 : 0	sltiu		£8-£9		fs0-f		red registers			Callee
nez	Set ≠ ze	10	R[rd] = (R[rs]	1]!= 0) ? 1 : 0	altu		f10-f11		fa0-f			ents/Return val	ues	Caller
PCODES IN S	COMP	ICAL ORD	ED DV OBCO	IDE.			f12-f17		fa2-f	67 FP Fu	sction argum			Caller
	FMT	OPCODE	FUNCT3	FUNCT7 OR IMM	HEXADECIMAL.		f18-f27		fs2-fs		red registers			Callee
b	1	0000011	000	TOTAL TOTAL INTE	03/0		f28-f31		ft8-ft	11 R[rd]	R[rs1] + R	rs2		Caller
h	i	0000011	001		03/1				o none					
w d		0000011	010		03/2				2(Exponent	STANDAR	,			
d bu	4	0000011	100		03/4					5, Single-Prec	icion Diac -	127		
hu	i	0000011	101		03/5					Quad-Precisi				
Will	i	0000011	110		03/6					nd Quad-Pro				
ence	1	0001111	000		07/0		_							
ence.i ddi	1	0001111	001		0F/1 13/0	S	Expe		Fractio	n				
111	1	0010011	001	0000000	13/1/00	15	14	10	9	0				
lti	i	0010011	010		13/2	S	E	xponent		Fra	ction	100		
ltiu	i	0010011	011		13/3	31	30		23 22			0		
ori	1	0010011	100		13/4		Ju			_			_	7
rli rai		0010011	101	0000000	13/5/00	S		Expon	ent	F	raction			
rai ri	1	0010011	110	0100000	13/5/20	63	62		5.	2 51			()
ndi	i	0010011	111		13/7	S		Ex	ponent		Fract	ion		
uipe	U	0010111			17		126		ponen	112 111				- 0
ddiw	1	0011011	000		1B/0	127	126			112 111				0
lliw rliw	1	0011011	001 101	0000000	1B/1/00 1B/5/00	MEN	onv .	LLOCA	TION				27.0	K FRAM
raiw	i	0011011	101	0100000	18/5/20				mr mo _{bes}	Ctack	_		SIACI	Higher
b	s	0100011	000		23/0	SF	00	00 0031	III III0 _{hex}	Stack		Argume	not O	Memory
h	S	0100011	001		23/1					•		Argume		Addresse
w	S	0100011	010		23/2					À	FP -	Aiguin	in o	
d dd	S R	0100011	011	0000000	23/3					T		Saved Re	oisters	
ub	R	0110011	000	0100000	33/0/20					Dynamic Dat	a	Suree ree	Broners	Stack
11	R	0110011	001	0000000	33/1/00		0000	0000 100	00 00000					Grows
lt	R	0110011	010	0000000	33/2/00					Static Data	1	Local Var	riables	1.1
ltu or	R	0110011	011 100	0000000	33/3/00						SP -			•
rl .	R R	0110011	101	0000000	33/5/00	PC -	→ 00000	0000 004	0 0000 _m	Text	Sr -			Lower
ra	R	0110011	101	0100000	33/5/20					Danson	7	1		Memory
E	R	0110011	110	0000000	33/6/00				$0_{\rm hex}$	Reserved				Addresse
nd	R	0110011	111	0000000	33/7/00					2000				
ui	U	0110111	000	0000000	37	SIZE	PREFE	XES AN	D SYMB	OLS				
ddw ubw	R R	0111011	000	0100000	3B/0/00 3B/0/20	S	IZE	PRE	FIX	SYMBOL	SIZE	PREFIX		SYMBOL
llw	R	0111011	001	0000000	3B/1/00		103	Kilo-		K	210	Kibi-		Ki
rlw	R	0111011	101	0000000	38/5/00		10°	Mega-	_	M	2.00	Mebi-	-	Mi
raw	R	0111011	101	0100000	38/5/20		10*	Giga-	\rightarrow	G.	2"	Gibi-	\rightarrow	Gi
eq ne	SB SB	1100011	000		63/0		10 ¹²	Tera-	\rightarrow	T P	279	Tebi-	\rightarrow	Ti Pi
it	SB	1100011	100		63/4		1011	Exa-	\rightarrow	E	250	Exbi-	\rightarrow	Ei
ge	SB	1100011	101		63/5		10 ²¹	Zetta-	\rightarrow	Z	270	Zebi-	\rightarrow	Zi
ltu	SB	1100011	110		63/6		1024	Yotta-		Y	280	Yobi-		Yi
geu	SB	1100011	111		63/7		10-3	milli-		m	10'13	femto-		ſ
alr	UJ	1100111	000		67/0 68		10%	micro-		μ	10.18	atto-		a
call	0		000	000000000000	73/0/000		10'9	nano-		n	10'21	zepto-		Z
break	i	1110011	000	000000000001	73/0/001		10-12	pico-		р	10'21	yocto-		y
2008	i	1110011	001		73/1							2000-00-00-0		100
1885	1	1110011	010		73/2									
SRRC SRRWI		1110011	011		73/3 73/5									
SRRSI			110		73/6									

The RISC-V Instruction Set

- Used as the example throughout the book
- Developed at UC Berkeley as open ISA
- Now managed by the RISC-V Foundation (riscv.org)
- Typical of many modern ISAs
 - See RISC-V Reference Data tear-out card
- Similar ISAs have a large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...

RISC-V ISAs

Three base integer ISAs, one per address width

- RV32I, RV64I, RV128I
- RV64I: ~50 instructions defined
- RV32E/RV64E: Reduced version of RV32I/RV64I (E-cmbelded dans sy tems) with 16 registers for embedded systems

Data types

- 8-bit byte, 16-bit half word
- 32-bit word and 64-bit doubleword for integers
- 32-bit word for single precision floating point
- 64-bit word for double precision floating point

Standard extensions

- Standard RISC encoding in a fixed 32-bit instruction format
- C extension offers shorter 16-bit versions of common 32-bit RISC-V instructions (can be intermixed with 32-bit instructions) (mile (mon fast; not, stre, tou)

f-exclusion

Name	Extension
М	Integer Multiply/Divide
Α	Atomic Instructions
F	Single-precision FP
D	Double-precision FP
G	General-purpose (= IMAFD)
Q	Quad-precision FP
С	Compressed Instructions

4190.571: Advanced Computer Architecture - Fall 2023

Register Operands

- Arithmetic instructions use register operands
- RISC-V (RV64I) has a 32 × 64-bit register file
 - Use for frequently accessed data
 - 64-bit data is called a "doubleword"
 - 32 x 64-bit general purpose registers x0 to x31
 - 32-bit data is called a "word"
- Assembler names
 - \$t0, \$t1, ..., \$t6 for temporary values
 - \$s0, \$s1, ..., \$s11 for saved variables

- Register Operands: RISC-V Registers
 - 32 general-purpose registers

#	Name	Usage
х0	zero	Hard-wired zero
x1	ra	Return address
x2	sp	Stack pointer
х3	gp	Global pointer
x4	tp	Thread pointer
х5	t0	Temporaries
х6	t1	(Caller-save registers)
х7	t2	
х8	s0/fp	Saved register / Frame pointer
x9	s1	Saved register
x10	a0	Function arguments /
x11	a1	Return values
x12	a2	Function arguments
x13	a3	
x14	a4	
x15	a5	

#	Name	Usage
x16	a6	Function arguments
x17	a7	
x18	s2	Saved registers
x19	s3	(Callee-save registers)
x20	s4	
x21	s5	
x22	s6	
x23	s7	
x24	s8	
x25	s9	
x26	s10	
x27	s11	
x28	t3	Temporaries
x29	t4	(Caller-save registers)
x30	t5	
x31	t6	
	рс	Program counter

Register Operand Example

C code:

```
f = (g + h) - (i + j);
• f, g, h, i, j in x19, x20, x21, x22, x23
```

Compiled RISC-V code:


```
add x5^{1/2}, x20, x21 // x5 = t0 add x6^{1/2}, x22, x23 // x6 = t1 sub x19, x5, x6
```

Memory Operands

- Main memory used for composite data
 - Arrays, structures, dynamic data
- To apply arithmetic operations
 - Load values from memory into registers
 - Store result from register to memory
- Memory is byte addressed
 - Each address identifies an (8-bit) byte
- RISC-V is Little Endian
 - Least-significant byte at least address of a word
 - cf. Big Endian: most-significant byte at least address
- RISC-V does not require words to be aligned in memory
 - Unlike some other ISAs

Byte Addresses

- Since 8-bit bytes are so useful, most architectures address individual bytes in memory
- Big Endian: leftmost byte (MSB) is the least address of the word
 - IBM 360/370, Motorola 68k, MIPS, Sparc, HP PA
- Little Endian: rightmost byte (LSB) is the least address of the word
 - Intel RISC-V, x86_64, DEC Vax, DEC Alpha (Windows NT)



[Source: M. J. Irwin @ PSU]

Memory Operand Example

C code:

```
A[12] = h + A[8];
```

- h in x21, base address of A in x22
- Compiled RISC-V code: 64 bits X 8
 - Index 8 requires offset of 64 (4 bytes per oubleword)

```
ld x9, 64(x22) # load doubleword add x9, x21, x9 sd x9, 96(x22) # store doubleword
```

Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!

Immediate Operands

Constant data specified in an instruction

- No subtract immediate instruction
 - Just use a negative constant

```
addi x22, x22, -1
```

The Constant Zero

- RISC-V register 0 (\$zero) is constant 0 (frequency principle)
 - Cannot be overwritten (i.e., read-only)
- Useful for common operations
 - e.g., move between registers add \$t2, \$s1, \$zero (== m√ \$t2, \$61)

RISC-V Instructions

Instruction Categories

- Computational
- Load/Store
- Jump and Branch
- Floating Point
 - Co-processor
- Synchronization
- Special

■ 6 Instruction Formats: all 32 bits wide

1108.01010
x0 - x31
PC

Registers

Name		Fi	eld				Comments
(Field Size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	immediate	rs1	funct3	rd	opcode	Loads & immediate arithmetic	
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores
SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	Conditional branch format
UJ-type	imme	ediate[20,10:1,11	,19:12]		rd	opcode	Unconditional jump format
U-type		immediate[31:1	.2]		rd	opcode	Upper immediate format

RISC-V Instruction Formats

Representing Instructions

- Instructions are encoded in binary
 - Called machine code
- RISC-V instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!

RISC-V Instruction Formats (R)




RISC-V R-format Instructions



- Instruction fields
 - opcode: operation code
 - rd: destination register number
 - funct3: 3-bit function code (additional opcode)
 - rs1: the first source register number
 - rs2: the second source register number
 - funct7: 7-bit function code (additional opcode)

RISC-V Instruction Formats

R-format Example



0000 0001 0101 1010 0000 0100 1011 0011_{two} = 015A04B3₁₆

RISC-V Instruction Formats (I)



RISC-V I-format Instructions

- Immediate arithmetic and load instructions
 - rs1: source or base address register number
 - immediate: constant operand, or offset added to base address
 - 2s-complement, sign extended

Ld XII, 64 (x9)

L T

(thois complement)

RISC-V Instruction Formats

imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

RISC-V S-format Instructions

- Different immediate format for store instructions
 - rs1: base address register number
 - rs2: source operand register number
 - immediate: offset added to base address.
 - Split so that rs1 and rs2 fields always in the same place

actually star bossnit line less man.

Arithmetic Operations

Instruction	Туре	Example	Meaning
Add	R	add rd, rs1, rs2	R[rd] = R[rs1] + R[rs2]
Subtract	R	sub rd, rs1, rs2	R[rd] = R[rs1] - R[rs2]
Add immediate	I	addi rd, rs1, imm12	R[rd] = R[rs1] + SignExt(imm12)
Set less than	R	slt rd, rs1, rs2	R[rd] = (R[rs1] < R[rs2])? 1 : 0
Set less than immediate	I	slti rd, rs1, imm12	R[rd] = (R[rs1] < SignExt(imm12))? 1 : 0
Set less than unsigned	R	sltu rd, rs1, rs2	R[rd] = (R[rs1] < _u R[rs2])? 1 : 0
Set less than immediate unsigned	I	sltiu rd, rs1, imm12	R[rd] = (R[rs1] < SignExt(imm12))? 1 : 0
Load upper immediate	U	lui rd, imm20	R[rd] = SignExt(imm20 << 12)
Add upper immediate to PC	U	auipc rd, imm20	R[rd] = PC + SignExt(imm20 << 12)

Logical Operations

Instruction	Туре	Example	Meaning
AND	R	and rd, rs1, rs2	R[rd] = R[rs1] & R[rs2]
OR	R	or rd, rs1, rs2	R[rd] = R[rs1] R[rs2]
XOR	R	xor rd, rs1, rs2	R[rd] = R[rs1] ^ R[rs2]
AND immediate	I	andi rd, rs1, imm12	R[rd] = R[rs1] & SignExt(imm12)
OR immediate	I	ori rd, rs1, imm12	R[rd] = R[rs1] SignExt(imm12)
XOR immediate	I	xori rd, rs1, imm12	R[rd] = R[rs1] ^ SignExt(imm12)
Shift left logical	R	sll rd, rs1, rs2	R[rd] = R[rs1] << R[rs2]
Shift right logical	R	srl rd, rs1, rs2	R[rd] = R[rs1] >> R[rs2] (logical)
Shift right arithmetic	R	sra rd, rs1, rs2	R[rd] = R[rs1] >> R[rs2] (arithmetic)
Shift left logical immediate	I	slli rd, rs1, shamt	R[rd] = R[rs1] << shamt
Shift right logical imm.	I	srli rd, rs1, shamt	R[rd] = R[rs1] >> shamt (logical)
Shift right arithmetic immediate	I	srai rd, rs1, shamt	R[rd] = R[rs1] >> shamt (arithmetic)

Data Transfer Operations

Instruction	Туре	Example	Meaning
Load doubleword	I	ld rd, imm12(rs1)	R[rd] = Mem ₈ [R[rs1] + SignExt(imm12)]
Load word	I	lw rd, imm12(rs1)	R[rd] = SignExt(Mem ₄ [R[rs1] + SignExt(imm12)])
Load halfword	I	lh rd, imm12(rs1)	R[rd] = SignExt(Mem ₂ [R[rs1] + SignExt(imm12)])
Load byte	I	lb rd, imm12(rs1)	R[rd] = SignExt(Mem ₁ [R[rs1] + SignExt(imm12)])
Load word unsigned	I	lwu rd, imm12(rs1)	R[rd] = ZeroExt(Mem ₄ [R[rs1] + SignExt(imm12)])
Load halfword unsigned	I	lhu rd, imm12(rs1)	R[rd] = ZeroExt(Mem ₂ [R[rs1] + SignExt(imm12)])
Load byte unsigned	I	lbu rd, imm12(rs1)	R[rd] = ZeroExt(Mem ₁ [R[rs1] + SignExt(imm12)])
Store doubleword	S	sd rs2, imm12(rs1)	Mem ₈ [R[rs1] + SignExt(imm12)] = R[rs2]
Store word	S	sw rs2, imm12(rs1)	Mem ₄ [R[rs1] + SignExt(imm12)] = R[rs2](31:0)
Store halfword	S	sh rs2, imm12(rs1)	Mem ₂ [R[rs1] + SignExt(imm12)] = R[rs2](15:0)
Store byte	S	sb rs2, imm12(rs1)	Mem ₁ [R[rs1] + SignExt(imm12)] = R[rs2](7:0)

Control Transfer Operations

Instruction	Туре	Example	Meaning
Branch equal	SB	beq rs1, rs2, imm12	<pre>if (R[rs1] == R[rs2]) pc = pc + SignExt(imm12 << 1)</pre>
Branch not equal	SB	bne rs1, rs2, imm12	<pre>if (R[rs1] != R[rs2]) pc = pc + SignExt(imm12 << 1)</pre>
Branch greater than or equal	SB	bge rs1, rs2, imm12	<pre>if (R[rs1] >= R[rs2]) pc = pc + SignExt(imm12 << 1)</pre>
Branch greater than or equal unsigned	SB	bgeu rs1, rs2, imm12	if (R[rs1] >=u R[rs2]) pc = pc + SignExt(imm12 << 1)
Branch less than	SB	blt rs1, rs2, imm12	<pre>if (R[rs1] < R[rs2]) pc = pc + SignExt(imm12 << 1)</pre>
Branch less than unsigned	SB	bltu rs1, rs2, imm12	if (R[rs1] <u r[rs2])<br="">pc = pc + SignExt(imm12 << 1)</u>
Jump and link	UJ	jal rd, imm20	R[rd] = PC + 4 PC = PC + SignExt(imm20 << 1)
Jump and link register	I	jalr rd, imm12(rs1)	R[rd] = PC + 4 PC = (R[rs1] + SignExt(imm12)) & (~1)

Assembler Pseudo-Instructions

Pseudo-instruction	Base instruction(s)	Meaning
li rd, imm	addi rd, x0, imm	Load immediate
la rd, symbol	auipc rd, D[31:12]+D[11] addi rd, rd, D[11:0]	Load absolute address where D = symbol - pc
mv rd, rs	addi rd, rs, 0	Copy register
not rd, rs	xori rd, rs, -1	One's complement
neg rd, rs	sub rd, x0, rs	Two's complement
bgt{u} rs, rt, offset	blt{u} rt, rs, offset	Branch if > (u: unsigned)
ble{u} rs, rt, offset	bge{u} rt, rs, offset	Branch if ≥ (u: unsigned)
b{eq ne}z rs, offset	b{eq ne} rs, x0, offset	Branch if { = ≠ }
b{ge lt}z rs, offset	b{ge lt} rs, x0, offset	Branch if { ≥ < }
b{le gt}z rs, offset	b{ge lt} x0, rs, offset	Branch if { ≤ > }
j offset	jal x0, offset	Unconditional jump
call offset	jal ra, offset	Call subroutine (near)
ret	jalr x0, 0(ra)	Return from subroutine
nop	addi x0, x0, 0	No operation