
Amaranth (1, lecture)

Hardware System Design Spring, 2023

Outline

- Modern HDL
- Amaranth
 - Introduction
 - Examples & Constructs

• Technology improves over time…



ISSCC 2021: A Bright Foundry Future - EE Times Asia (eetasia.com)

- While Verilog and tools have not
 - SystemVerilog is a massive standard and tools are fragmented (making code not portable)
 - No standard libraries
 - Memory
 - FIFO for CDC (clock domain crossing)
 - Not flexible enough
 - Convention is to use Perl script to generate Verilog code

- Chisel
 - HDL on Scala
 - Chisel → FIRRTL (→ Verilog)
 - CHIPS alliance
- Amaranth
 - HDL on Python
 - Amaranth → RTLIL (→ Verilog)
 - Independent open-source project
- And so on…





chipsalliance/chisel (github.com)
m-labs/migen (github.com)
amaranth-lang/amaranth (github.com)
drom/awesome-hdl (github.com)

Analogy to C~Python

	C	Python
Binary speed	~100x	1x
Productivity	1x	~10x

	Verilog	Amaranth
HW cycles	1x	1x
Productivity	1x	~10x

- Users focus on frontend code
- Burden passed to backend
 - Optimize HW resource usage
 - Synthesis / place & route tools
- Code critical part with Verilog as needed

Outline

- Modern HDL
- Amaranth
 - Introduction
 - Examples & Constructs

Amaranth – introduction

- Migen → nMigen → Amaranth
 - nMigen is fork of Migen (Milkymist Generator)
 - nMigen renamed to Amaranth
- Powerful tools
 - enjoy-digital/litex (github.com) (not covered in this class)
- HDL, not HLS!
 - Hardware Description Language
 - Not High Level Synthesis

Amaranth – example

- Adder
- AdderSync
- TestArray
- Tutorial code

https://www.notion.so/tutorial-code-1118b39f44324efcaeec85ef3d687c7d?pvs=4

```
from amaranth import *
     class Adder(Elaboratable):
 3
         def __init__(self, num_bits):
             self.num_bits = num_bits
 5
 6
             self.in_a = Signal(num_bits)
             self.in_b = Signal(num_bits)
 8
             self.out_d = Signal(num_bits)
10
             self.out_ovf = Signal(1)
11
12
         def elaborate(self, platform):
13
             m = Module()
14
             m.d.comb += [
15
16
                  Cat(self.out_d, self.out_ovf).eq(self.in_a + self.in_b)
17
18
             return m
```

```
from amaranth import *
     class Adder(Elaboratable):
         def __init__(self, num_bits):
             self.num_bits = num_bits
 5
 6
             self.in_a = Signal(num_bits)
             self.in_b = Signal(num_bits)
 8
             self.out_d = Signal(num_bits)
             self.out_ovf = Signal(1)
10
11
12
         def elaborate(self, platform):
13
             m = Module()
14
             m.d.comb += [
15
16
                 Cat(self.out_d, self.out_ovf).eq(self.in_a + self.in_b)
17
18
             return m
```

Amaranth – constructs

- Signal() instead of reg and wire
 - Automatically assigned by m.d.comb or m.d.sync
 - If Signal is on LHS of eq at m.d.comb → wire
 - If Signal is on LHS of eq at m.d.sync → reg
 - If Signal is on LHS of eq at both → compile error
- eq instead of {assign, <=, =}</pre>

Amaranth – constructs

- Signal() instead of reg and wire
 - Signal(shape, reset, reset_less, ...)
 - shape = Shape(width, signed) castable object or None
 - 1-bit by default
 - width=1
 - Unsigned by default
 - signed=False
 - Reset value 0 by default
 - reset=0
 - reset_less=False

```
>>> Signal().shape()
unsigned(1)
>>> Signal(4).shape()
unsigned(4)
>>> Signal(range(-8, 7)).shape()
signed(4)
```

Language guide(Shape) (amaranth-lang.org)

```
from amaranth import *
     class Adder(Elaboratable):
         def __init__(self, num_bits):
             self.num_bits = num_bits
             self.in_a = Signal(num_bits)
             self.in_b = Signal(num_bits)
                                             No sync logic
 8
             self.out_d = Signal(num_bits)
                                                all wires
10
             self.out_ovf = Signal(1)
                                                + no synchronous submodules
11
                                                → Adder is combinational circuit
12
         def elaborate(self, platform):
13
             m = Module()
14
             m.d.comb += [
15
16
                 Cat(self.out_d, self.out_ovf).eq(self.in_a + self.in_b)
17
18
             return m
```

```
from pathlib import Path
     if __name__ == '__main__':
                                                             26
                                                                       p = Path(_file_)
                                                             27
         num_bits = 4
                                                             28
         dut = Adder(num_bits=num_bits)
 3
                                                                       sim = Simulator(dut)
                                                             29
                                                                       sim.add_process(bench)
         from amaranth.sim import Simulator, Delay, Settle
 5
                                                             31
                                                             32 ~
                                                                       with open(p.with_suffix('.vcd'), 'w') as f:
         def test_case(dut, a, b, d, ovf):
                                                                           with sim.write_vcd(f):
             yield dut.in_a.eq(a)
                                                             33 ~
 8
             yield dut.in_b.eq(b)
                                                                               sim.run()
                                                             34
             yield Settle()
10
                                                             35
             yield Delay(1e-6)
                                                                       from amaranth.back import verilog
11
                                                             36
12
             assert (yield dut.out_d == d)
                                                                       top = Adder(num_bits=num_bits)
                                                             37
             assert (yield dut.out_ovf == ovf)
13
                                                                       with open(p.with_suffix('.v'), 'w') as f:
                                                             38 V
14
                                                             39 ~
                                                                           f.write(
15
         def bench():
                                                                               verilog.convert(
                                                             40 V
16
             for i in range(2 ** num_bits):
                                                             41
                                                                                   top,
17
                 for j in range(2 ** num_bits):
                                                                                   ports=[top.in_a, top.in_b, top.out_d, top.out_ovf]))
                                                             42
18
                      try:
                                                             43
19
                         yield from test_case(dut, i, j,
                                               (i + j) % (2 ** num_bits),
20
21
                                               (i + j) // (2 ** num_bits))
22
                      except AssertionError:
                         print(i, j, (i + j) % (2 ** num_bits),
23
                                (i + j) // (2 ** num_bits))
```

```
from pathlib import Path
     if __name__ == '__main__':
                                                            26
                                                                      p = Path(__file__)
                                                            27
         num_bits = 4
                                                            28
         dut = Adder(num_bits=num_bits)
 3
                                                                      sim = Simulator(dut)
                                                            29
                                                                      sim.add_process(bench)
                                                                                                  Comb. logic - add_process
         from amaranth.sim import Simulator, Delay, Settle
                                                            30
 5
                                                            31
                                                            32 V
                                                                      with open(p.with_suffix('.vcd'), 'w') as f:
         def test_case(dut, a, b, d, ovf):
                                                                          with sim.write_vcd(f):
             yield dut.in_a.eq(a)
                                                            33 V
 8
             yield dut.in_b.eq(b)
                                                                              sim.run()
                                                            34
             yield Settle()
10
                                                            35
             yield Delay(1e-6)
                                                                      from amaranth.back import verilog
11
                                                            36
12
             assert (yield dut.out_d == d)
                                                                      top = Adder(num_bits=num_bits)
                                                            37
             assert (yield dut.out_ovf == ovf)
13
                                                                      with open(p.with_suffix('.v'), 'w') as f:
                                                            38 V
14
                                                            39 ~
                                                                          f.write(
15
         def bench():
                                                                              verilog.convert(
                                                            40 V
16
             for i in range(2 ** num_bits):
                                                            41
                                                                                  top,
17
                 for j in range(2 ** num_bits):
                                                                                  ports=[top.in_a, top.in_b, top.out_d, top.out_ovf]))
                                                            42
18
                     try:
                                                            43
19
                         yield from test_case(dut, i, j,
                                              (i + j) % (2 ** num_bits),
20
21
                                              (i + j) // (2 ** num_bits))
22
                     except AssertionError:
                         print(i, j, (i + j) % (2 ** num_bits),
23
                                (i + j) // (2 ** num_bits))
```


```
from pathlib import Path
     if __name__ == '__main__':
                                                             26
                                                                       p = Path(_file_)
                                                             27
         num_bits = 4
                                                             28
         dut = Adder(num_bits=num_bits)
 3
                                                                       sim = Simulator(dut)
                                                             29
         from amaranth.sim import Simulator, Delay, Settle
                                                                       sim.add_process(bench)
 5
                                                             31
                                                             32 ~
                                                                       with open(p.with_suffix('.vcd'), 'w') as f:
         def test_case(dut, a, b, d, ovf):
                                                                           with sim.write_vcd(f):
             yield dut.in_a.eq(a)
                                                             33 ~
 8
             yield dut.in_b.eq(b)
                                                                               sim.run()
                                                             34
             yield Settle()
10
                                                             35
             yield Delay(1e-6)
                                                                       from amaranth.back import verilog
11
                                                             36
             assert (yield dut.out_d == d)
12
                                                                       top = Adder(num_bits=num_bits)
                                                             37
13
             assert (yield dut.out_ovf == ovf)
                                                                       with open(p.with_suffix('.v'), 'w') as f:
                                                             38 V
14
                                                                            f.write(
15
         def bench():
                                                                               verilog.convert(
                                                             40 V
             for i in range(2 ** num_bits):
16
                                                             41
                                                                                   top,
17
                 for j in range(2 ** num_bits):
                                                                                   ports=[top.in_a, top.in_b, top.out_d, top.out_ovf]))
                                                             42
18
                      try:
                                                             43
19
                         yield from test_case(dut, i, j,
                                               (i + j) \% (2 ** num_bits),
20
21
                                               (i + j) // (2 ** num_bits))
22
                      except AssertionError:
23
                          print(i, j, (i + j) % (2 ** num_bits),
                                (i + j) // (2 ** num_bits))
```

```
from pathlib import Path
     if __name__ == '__main__':
                                                           26
                                                                     p = Path(__file__)
                                                           27
         num_bits = 4
                                                           28
         dut = Adder(num_bits=num_bits)
                                                                     sim = Simulator(dut)
                                                            29
                                                                     sim.add_process(bench)
         from amaranth.sim import Simulator, Delay, Settle
 5
                                                           31
                                                           32 ~
                                                                     with open(p.with_suffix('.vcd'), 'w') as f:
         def test_case(dut, a, b, d, ovf):
             yield dut.in_a.eq(a)
                                                                         with sim.write_vcd(f):
                                                           33 ~
             yield dut.in_b.eq(b)
                                                                             sim.run()
                                                           34
             yield Settle()
10
                                                           35
             yield Delay(1e-6)
                                                                     from amaranth.back import verilog
11
                                                           36
12
             assert (yield dut.out_d == d)
                                                                     top = Adder(num_bits=num_bits)
                                                           37
             assert (yield dut.out_ovf == ovf)
13
                                                                     with open(p.with_suffix('.v'), 'w') as f:
                                                           38 ~
14
                                                           39 ~
                                                                         f.write(
15
         def bench():
                                                                             verilog.convert(
                                                           40 V
16
             for i in range(2 ** num_bits):
                                                            41
                                                                                 top,
17
                 for j in range(2 ** num_bits):
                                                                                 ports=[top.in_a, top.in_b, top.out_d, top.out_ovf]))
                                                           42
18
                     try:
                                                           43
19
                         yield from test_case(dut, i, j,
                                                                            Settle() for value assertion
                                              (i + j) % (2 ** num_bits),
20
21
                                              (i + j) // (2 ** num_bits))
                                                                            Delay() for time delay
22
                     except AssertionError:
                                                                             (both for combinational logic only)
                         print(i, j, (i + j) % (2 ** num_bits),
23
                               (i + j) // (2 ** num_bits))
```

23

```
from pathlib import Path
     if __name__ == '__main__':
                                                            26
                                                                      p = Path(__file__)
                                                            27
         num_bits = 4
                                                            28
         dut = Adder(num_bits=num_bits)
                                                                      sim = Simulator(dut)
                                                            29
                                                                      sim.add_process(bench)
         from amaranth.sim import Simulator, Delay, Settle
 5
                                                            31
                                                                      with open(p.with_suffix('.vcd'), 'w') as f:
                                                            32 V
         def test_case(dut, a, b, d, ovf):
                                                                          with sim.write_vcd(f):
             yield dut.in_a.eq(a)
                                                            33 ~
             yield dut.in_b.eq(b)
                                                                              sim.run()
                                                            34
             yield Settle()
10
                                                            35
             yield Delay(1e-6)
                                                                      from amaranth.back import verilog
11
                                                            36
12
             assert (yield dut.out_d == d)
                                                                      top = Adder(num_bits=num_bits)
                                                            37
             assert (yield dut.out_ovf == ovf)
13
                                                                      with open(p.with_suffix('.v'), 'w') as f:
                                                            38 V
14
                                                            39 V
                                                                          f.write(
15
         def bench():
                                                                              verilog.convert(
                                                            40 V
16
             for i in range(2 ** num_bits):
                                                            41
                                                                                  top,
17
                 for j in range(2 ** num_bits):
                                                                                  ports=[top.in_a, top.in_b, top.out_d, top.out_ovf])
                                                            42
18
                     try:
                                                            43
19
                         yield from test_case(dut, i, j,
                                                                              Output waveform and verilog
                                              (i + j) % (2 ** num_bits),
20
21
                                              (i + j) // (2 ** num_bits))
22
                     except AssertionError:
```

Resulting waveform adder.vcd



Generated adder.v (comments omitted)

```
* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, git shal
     e02b7f64b) */
     (* \amaranth.hierarchy = "top" *)
     (* top = 1 *)
     (* generator = "Amaranth" *)
5 v module top(in_b, out_d, out_ovf, in_a);
       wire [4:0] \$1;
      input [3:0] in_a;
       wire [3:0] in_a;
       input [3:0] in_b;
       wire [3:0] in_b;
10
       output [3:0] out_d;
11
       wire [3:0] out_d;
12
13
       output out_ovf;
14
       wire out_ovf;
       assign \1 = in_a + in_b;
15
       assign { out_ovf, out_d } = \$1;
16
17
     endmodule
18
19
```

Generated adder.v (comments omitted)

```
* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, git shal
     e02b7f64b) */
     (* \amaranth.hierarchy = "top" *)
     (* top = 1 *)
     (* generator = "Amaranth" *)
5 v module top(in_b, out_d, out_ovf, in_a);
       wire [4:0] \$1;
                                 Automatically generated wire
      input [3:0] in_a;
       wire [3:0] in_a;
                                 Automatic bitwidth extension
       input [3:0] in_b;
                                    (4-bit → 5-bit to handle overflow)
       wire [3:0] in_b;
10
       output [3:0] out_d;
11
       wire [3:0] out_d;
12
13
       output out_ovf;
14
       wire out_ovf;
       assign \1 = in_a + in_b;
15
       assign { out_ovf, out_d } = \$1;
16
17
     endmodule
18
19
```

Amaranth – constructs

- Arithmetic operators
 - Arithmetics on Amaranth values **never overflows**Width of the arithmetic expression is **always sufficient** to represent all **possible values**
- Width extension
 - On operations that takes two inputs
 - If bitwidth does not match, smaller one is extended
 - Zero-extended for unsigned values
 - Sign-extended for signed values

Q&A on example (1)

```
from amaranth import *
                                                                           def elaborate(self, platform):
                                                                 21
                                                                 22
                                                                               m = Module()
                                                                 23
     class AdderSync(Elaboratable):
                                                                 24
                                                                               m.d.comb += [
         def __init__(self, num_bits, delay=1):
                                                                 25
                                                                                   Cat(self.out_d, self.out_ovf).eq(
                                                                                       self.sim_delay[-(self.num_bits+1):])
              self.num_bits = num_bits
                                                                 26
              self.delay = delay
                                                                 27
                                                                 28
              assert delay >= 0
                                                                               with m.If(self.in_en):
                                                                 29
                                                                                   if self.delay == 0:
                                                                 30
              self.in_a = Signal(num_bits)
                                                                                       m.d.comb += [
10
                                                                 31
              self.in_b = Signal(num_bits)
11
                                                                                            self.sim_delay.eq(self.in_a + self.in_b)
                                                                 32
              self.in_rst = Signal(1, reset_less=True)
12
                                                                 33
              self.in_en = Signal(1)
13
                                                                                   else:
                                                                 34
              self.out_d = Signal(num_bits)
14
                                                                 35
                                                                                       m.d.sync += [
              self.out_ovf = Signal(1)
15
                                                                                           self.sim_delay.eq(
                                                                 36
16
                                                                 37
                                                                                                self.sim_delay.rotate_left(self.num_bits+1)),
              if delay == 0:
17
                                                                                            self.sim_delay[:self.num_bits+1].eq(
                                                                 38
18
                  delay = 1
                                                                 39
                                                                                                self.in_a + self.in_b),
              self.sim_delay = Signal((num_bits + 1) * delay)
                                                                 40
19
                                                                 41
                                                                 42
                                                                               return m
```

```
from amaranth import *
                                                                          def elaborate(self, platform):
                                                                21
                                                                22
                                                                              m = Module()
                                                                23
     class AdderSync(Elaboratable):
                                                                24
                                                                              m.d.comb += [
         def __init__(self, num_bits, delay=1):
                                                                25
                                                                                  Cat(self.out_d, self.out_ovf).eq(
                                                                                      self.sim_delay[-(self.num_bits+1):])
             self.num_bits = num_bits
                                                                 26
             self.delay = delay
                                                                27
                                                                28
             assert delay >= 0
                                                                              with m.If(self.in_en):
                                                                29
                                                                                  if self.delay == 0:
                                                                 30
             self.in_a = Signal(num_bits)
                                                                                      m.d.comb += [
10
                                                                31
             self.in_b = Signal(num_bits)
11
                                                                                          self.sim_delay.eq(self.in_a + self.in_b)
                                                                32
             self.in_rst = Signal(1, reset_less=True)
12
                                                                33
                                                                                                     AdderSync is synchronous circuit
             self.in_en = Signal(1)
13
                                                                34
                                                                                  else:
                                                                                      m.d.sync += [ sim_delay is reg
             self.out_d = Signal(num_bits)
14
                                                                35
             self.out_ovf = Signal(1)
                                                                                          self.sim_delay.eq(
15
                                                                36
                                                                                              self.sim_delay.rotate_left(self.num_bits+1)),
16
                                                                37
             if delay == 0:
                                                                                          self.sim_delay[:self.num_bits+1].eq(
17
                                                                38
18
                 delay = 1
                                                                39
                                                                                              self.in_a + self.in_b),
             self.sim_delay = Signal((num_bits + 1) * delay)
                                                                40
19
                                                                 41
                                                                 42
                                                                              return m
```

```
from amaranth import *
                                                                          def elaborate(self, platform):
                                                                21
                                                                22
                                                                              m = Module()
                                                                23
     class AdderSync(Elaboratable):
                                                                24
                                                                              m.d.comb += [
         def __init__(self, num_bits, delay=1):
                                                                25
                                                                                  Cat(self.out_d, self.out_ovf).eq(
             self.num_bits = num_bits
                                                                                      self.sim_delay[-(self.num_bits+1):])
                                                                26
             self.delay = delay
                                                                27
                                                                                                      Signal is array of bits
                                                                28
                                                                                                      Python indexing supported
             assert delay >= 0
                                                                              with m.If(self.in_en):
                                                                29
                                                                                  if self.delay == 0:
                                                                30
             self.in_a = Signal(num_bits)
                                                                                      m.d.comb += [
10
                                                                31
             self.in_b = Signal(num_bits)
11
                                                                                          self.sim_delay.eq(self.in_a + self.in_b)
                                                                32
             self.in_rst = Signal(1, reset_less=True)
12
                                                                33
             self.in_en = Signal(1)
13
                                                                                  else:
                                                                34
             self.out_d = Signal(num_bits)
14
                                                                35
                                                                                      m.d.sync += [
             self.out_ovf = Signal(1)
15
                                                                                          self.sim_delay.eq(
                                                                36
16
                                                                37
                                                                                              self.sim_delay.rotate_left(self.num_bits+1)),
             if delay == 0:
17
                                                                                          self.sim_delay[:self.num_bits+1].eq(
                                                                38
18
                 delay = 1
                                                                                              self.in_a + self.in_b),
                                                                39
             self.sim_delay = Signal((num_bits + 1) * delay)
                                                                40
19
                                                                41
                                                                42
                                                                              return m
```

```
from amaranth import *
                                                                           def elaborate(self, platform):
                                                                 21
                                                                 22
                                                                               m = Module()
                                                                 23
     class AdderSync(Elaboratable):
                                                                 24
                                                                               m.d.comb += [
          def __init__(self, num_bits, delay=1):
                                                                 25
                                                                                   Cat(self.out_d, self.out_ovf).eq(
              self.num_bits = num_bits
                                                                                       self.sim_delay[-(self.num_bits+1):])
                                                                 26
              self.delay = delay
                                                                 27
                                                                 28
              assert delay >= 0
                                                                               with m.If(self.in_en):
                                                                 29
                                                                                    if self.delay == 0:
                                                                 30
              self.in_a = Signal(num_bits)
                                                                                       m.d.comb += [
10
                                                                 31
              self.in_b = Signal(num_bits)
                                                                                            self.sim_delay.eq(self.in_a + self.in_b)
11
                                                                 32
              self.in_rst = Signal(1, reset_less=True)
12
                                                                 33
              self.in_en = Signal(1)
13
                                                                 34
                                                                                   else:
              self.out_d = Signal(num_bits)
                                                                                       m.d.sync += [
14
                                                                 35
              self.out_ovf = Signal(1)
15
                                                                                            self.sim_delay.eq(
                                                                 36
16
                                                                 37
                                                                                                self.sim_delay.rotate_left(self.num_bits+1)),
              if delay == 0:
                                                                                            self.sim_delay[:self.num_bits+1].eq(
17
                                                                 38
18
                  delay = 1
                                                                 39
                                                                                                self.in_a + self.in_b),
              self.sim_delay = Signal((num_bits + 1) * delay)
                                                                 40
19
                                                                 41
                                                                 42
                                                                               return m
```

Amaranth – constructs

Runtime branch

```
with m.If(condition):
    m.d.sync += []; m.d.comb += [];
with m.Elif(condition):
    m.d.sync += []; m.d.comb += [];
with m.Else():
    m.d.sync += []; m.d.comb += [];
```

Compile time branch
 Python if-elif-else

```
from amaranth import *
                                                                           def elaborate(self, platform):
                                                                 21
                                                                 22
                                                                               m = Module()
                                                                 23
     class AdderSync(Elaboratable):
                                                                 24
                                                                               m.d.comb += [
         def __init__(self, num_bits, delay=1):
                                                                 25
                                                                                   Cat(self.out_d, self.out_ovf).eq(
              self.num_bits = num_bits
                                                                                       self.sim_delay[-(self.num_bits+1):])
                                                                 26
              self.delay = delay
                                                                 27
                                                                 28
              assert delay >= 0
                                                                               with m.If(self.in_en):
                                                                 29
                                                                                   if self.delay == 0:
                                                                 30
              self.in_a = Signal(num_bits)
                                                                                       m.d.comb += [
10
                                                                 31
              self.in_b = Signal(num_bits)
                                                                                            self.sim_delay.eq(self.in_a + self.in_b)
11
                                                                 32
              self.in_rst = Signal(1, reset las=True)
12
                                                                 33
              self.in_en = Signal(1)
13
                                                                 34
                                                                                   else:
              self.out_d = Signal(num_bits)
                                                                                       m.d.sync += [
14
                                                                 35
              self.out_ovf = Signal(1)
15
                                                                 36
                                                                                            self.sim_delay.eq(
16
                                                                 37
                                                                                                self.sim_delay.rotate_left(self.num_bits+1)),
              if delay == 0:
                                                                                            self.sim_delay[:self.num_bits+1].eq(
17
                                                                 38
18
                  delay = 1
                                                                 39
                                                                                                self.in_a + self.in_b),
              self.sim_delay = Signal((num_bits + 1) * delay)
                                                                 40
19
                                                                 41
                                                                 42
                                                                               return m
```

```
from amaranth import *
                                                                          def elaborate(self, platform):
                                                                 21
                                                                 22
                                                                              m = Module()
                                                                 23
     class AdderSync(Elaboratable):
                                                                 24
                                                                              m.d.comb += [
         def __init__(self, num_bits, delay=1):
                                                                 25
                                                                                  Cat(self.out_d, self.out_ovf).eq(
             self.num_bits = num_bits
                                                                                      self.sim_delay[-(self.num_bits+1):])
                                                                 26
             self.delay = delay
                                                                 27
                                                                                                         Output on left (MSB)
                                                                 28
             assert delay >= 0
                                                                              with m.If(self.in_en):
                                                                29
                                                                                   if self.delay == 0:
                                                                 30
             self.in_a = Signal(num_bits)
                                                                                      m.d.comb += [
10
                                                                 31
             self.in_b = Signal(num_bits)
11
                                                                                           self.sim_delay.eq(self.in_a + self.in_b)
                                                                 32
             self.in_rst = Signal(1, reset_less=True)
12
                                                                 33
                                                                                                             Pass right to left
             self.in_en = Signal(1)
13
                                                                                  else:
                                                                 34
                                                                                                                   input to output
             self.out_d = Signal(num_bits)
                                                                                      m.d.sync += [
14
                                                                 35
                                                                                           self.sim_delay.eq(→ Simulate pipelined adder
             self.out_ovf = Signal(1)
15
                                                                 36
                                                                                               self.sim_delay.rotate_left(self.num_bits+1)),
16
                                                                 37
                                                                                           self.sim_delay[:self.num_bits+1].eq(
             if delay == 0:
17
                                                                 38
18
                 delay = 1
                                                                 39
                                                                                               self.in_a + self.in_b),
             self.sim_delay = Signal((num_bits + 1) * delay)
                                                                 40
19
                                                                                                             Input on right (LSB)
                                                                 41
                                                                 42
                                                                              return m
```

```
def bench():
1 \sif __name__ == '__main__':
                                                                       24 V
         num_bits = 4
                                                                       25
                                                                                     dout_history = deque()
         delay = 3
                                                                       26
                                                                                     ovf_history = deque()
                                                                       27
         dut = AdderSync(num_bits, delay=delay)
5
                                                                       28 V
                                                                                     for _ in range(delay):
         dut = ResetInserter(dut.in_rst)(dut)
6
                                                                                         dout_history.append(0)
                                                                       29
                                                                                         ovf_history.append(0)
                                                                       30
         from amaranth.sim import Simulator
8 ~
                                                                       31
         from collections import deque
9
                                                                                     for i in range(2 ** num_bits):
                                                                       32 V
10
                                                                                         for j in range(2 ** num_bits):
                                                                       33 ∨
         def test_case(dut, in_a, in_b, dout, ovf, in_rst=0, in_en=1):
11 ~
                                                                                              added = i + j
                                                                       34
             yield dut.in_rst.eq(in_rst)
12
                                                                       35
                                                                                              dout = added & mask
             yield dut.in_en.eq(in_en)
13
                                                                                             ovf = (added & (0x0001 << num_bits)) >> num_bits
                                                                       36
14
             yield dut.in_a.eq(in_a)
                                                                                              dout_history.append(dout)
                                                                       37
             yield dut.in_b.eq(in_b)
15
                                                                                             ovf_history.append(ovf)
16
             yield
                                                                       38
17
             assert (yield dut.out_d == dout)
                                                                       39
18
             assert (yield dut.out_ovf == ovf)
                                                                       40
                                                                                              dout = dout_history.popleft()
19
                                                                       41
                                                                                             ovf = ovf_history.popleft()
         mask = 0x0001
20
                                                                       42 V
                                                                                              try:
         for i in range(num_bits - 1):
21 ~
                                                                       43 V
                                                                                                  yield from test_case(
             mask |= (mask << 1)
22
                                                                       44
                                                                                                      dut, i, j, dout, ovf)
                                                                       45 V
                                                                                              except AssertionError:
                                                                       46
                                                                                                  print(i, j, dout, ovf)
```

```
in rst works as reset signal
```

__name__ == '__main__':

```
without any of your code
         num_bits = 4
                                                                                    dout_history = deque()
                                  for synchronous circuit 25 26
         delay = 3
                                                                                    ovf_history = deque()
         dut = AdderSync(num_bits, delay=delay)

use reset value of Signal
                                                                                    for _ in range(delay):
         dut = ResetInserter(dut.in_rst)(dut)
6
                                                                                        dout_history.append(0)
                                                                      29
                                                                                        ovf_history.append(0)
                                                                      30
8 ~
         from amaranth.sim import Simulator
                                                                      31
         from collections import deque
9
                                                                                    for i in range(2 ** num_bits):
                                                                      32 V
10
                                                                                        for j in range(2 ** num_bits):
                                                                      33 ∨
         def test_case(dut, in_a, in_b, dout, ovf, in_rst=0, in_en=1):
11 ~
                                                                                            added = i + j
                                                                      34
             yield dut.in_rst.eq(in_rst)
12
                                                                      35
                                                                                            dout = added & mask
             yield dut.in_en.eq(in_en)
13
                                                                                            ovf = (added & (0x0001 << num_bits)) >> num_bits
                                                                      36
             yield dut.in_a.eq(in_a)
14
                                                                                            dout_history.append(dout)
                                                                      37
             yield dut.in_b.eq(in_b)
15
                                                                                            ovf_history.append(ovf)
             yield
                                                                      38
16
             assert (yield dut.out_d == dout)
                                                                      39
17
18
             assert (yield dut.out_ovf == ovf)
                                                                      40
                                                                                            dout = dout_history.popleft()
19
                                                                      41
                                                                                            ovf = ovf_history.popleft()
         mask = 0x0001
20
                                                                      42 V
                                                                                            try:
         for i in range(num_bits - 1):
21 ~
                                                                      43 V
                                                                                                yield from test_case(
             mask |= (mask << 1)
                                                                      44
                                                                                                    dut, i, j, dout, ovf)
                                                                      45 V
                                                                                            except AssertionError:
                                                                      46
                                                                                                print(i, j, dout, ovf)
```

def bench():


```
def bench():
 1 \sif __name__ == '__main__':
                                                                     24 V
         num_bits = 4
                                                                                   dout_history = deque()
                                                                     25
         delay = 3
                                                                     26
                                                                                   ovf_history = deque()
                                                                     27
         dut = AdderSync(num_bits, delay=delay)
                                                                     28 V
                                                                                   for _ in range(delay):
         dut = ResetInserter(dut.in_rst)(dut)
                                                                                       dout_history.append(0)
                                                                     29
                                                                                       ovf_history.append(0)
                                                                     30
8 ~
         from amaranth.sim import Simulator
                                                                     31
         from collections import deque
9
                                                                     32 V
                                                                                   for i in range(2 ** num_bits):
10
                                                                                       for j in range(2 ** num_bits):
         def test_case(dut, in_a, in_b, dout, ovf, in_rst=0, in_en=1):
11 ~
                                                                                           added = i + j
             yield dut.in_rst.eq(in_rst)
12
                                               use any pythonslibrary
                                                                                           dout = added & mask
             yield dut.in_en.eq(in_en)
13
                                                                                           ovf = (added & (0x0001 << num_bits)) >> num_bits
                                               in your test code
             yield dut.in_a.eq(in_a)
14
                                                                                           dout_history.append(dout)
             yield dut.in_b.eq(in_b)
15
                                               (deque used for
                                                                                           ovf_history.append(ovf)
            yield
16
                                              simulated delay)
            assert (yield dut.out_d == dout)
17
18
             assert (yield dut.out_ovf == ovf)
                                                                                           dout = dout_history.popleft()
19
                                                                     41
                                                                                           ovf = ovf_history.popleft()
         mask = 0x0001
20
                                                                     42 V
                                                                                           try:
         for i in range(num_bits - 1):
21 ~
                                                                     43 V
                                                                                               yield from test_case(
             mask |= (mask << 1)
                                                                     44
                                                                                                   dut, i, j, dout, ovf)
                                                                     45 V
                                                                                           except AssertionError:
                                                                     46
                                                                                               print(i, j, dout, ovf)
```

```
def bench():
 1 \sif __name__ == '__main__':
                                                                     24 V
         num_bits = 4
                                                                                   dout_history = deque()
                                                                     25
         delay = 3
                                                                     26
                                                                                   ovf_history = deque()
                                                                     27
         dut = AdderSync(num_bits, delay=delay)
                                                                     28 V
                                                                                   for _ in range(delay):
         dut = ResetInserter(dut.in_rst)(dut)
                                                                                        dout_history.append(0)
                                                                     29
                                                                                        ovf_history.append(0)
                                                                     30
         from amaranth.sim import Simulator
8 ~
                                                                     31
         from collections import deque
9
                                                                                   for i in range(2 ** num_bits):
                                                                     32 V
10
                                                                                        for j in range(2 ** num_bits):
                                                                     33 ∨
         def test_case(dut, in_a, in_b, dout, ovf, in_rst=0, in_en=1):
11 ~
                                                                                            added = i + j
                                                                     34
             yield dut.in_rst.eq(in_rst)
12
                                                                     35
                                                                                            dout = added & mask
             yield dut.in_en.eq(in_en)
13
                                                                     36
                                                                                            ovf = (added & (0x0001 << num_bits)) >> num_bits
             yield dut.in_a.eq(in_a)
14
                                           Empty yield for clock cycle step
                                                                                            dout_history.append(dout)
             yield dut.in_b.eq(in_b)
15
                                                                                            ovf_history.append(ovf)
             yield
16
                                             for synchronous Gircuit
             assert (yield dut.out_d == dout)
17
             assert (yield dut.out_ovf == ovf)
18
                                                                                            dout = dout_history.popleft()
                                                                     40
19
                                                                                            ovf = ovf_history.popleft()
                                                                     41
         mask = 0x0001
20
                                                                     42 V
                                                                                            try:
         for i in range(num_bits - 1):
21 ~
                                                                     43 V
                                                                                                yield from test_case(
22
             mask |= (mask << 1)
                                                                     44
                                                                                                    dut, i, j, dout, ovf)
                                                                     45 V
                                                                                            except AssertionError:
                                                                     46
                                                                                                print(i, j, dout, ovf)
```


```
from pathlib import Path
49
         p = Path(__file__)
50
51
         sim = Simulator(dut)
         sim.add_clock(1e-6)
52
                                          For synchronous circuit
         sim.add_sync_process(bench)
53
         with open(p.with_suffix('.vcd'), 'w') as f:
54 V
             with sim.write_vcd(f):
55 V
                 sim.run()
56
57
         from amaranth.back import verilog
58
         top = AdderSync(num_bits, delay=delay)
59
         with open(p.with_suffix('.v'), 'w') as f:
60 V
             f.write(
61 V
62 V
                 verilog.convert(
63 V
                     top, ports=[
64
                          top.in_en, top.in_a, top.in_b, top.out_d, top.out_ovf]))
65
```

```
from pathlib import Path
49
         p = Path(__file__)
50
51
         sim = Simulator(dut)
         sim.add_clock(1e-6)
52
         sim.add_sync_process(bench)
53
         with open(p.with_suffix('.vcd'), 'w') as f:
54 V
             with sim.write_vcd(f):
55 V
56
                 sim.run()
57
         from amaranth.back import verilog
58
         top = AdderSync(num_bits, delay=delay)
59
         with open(p.with_suffix('.v'), 'w') as f:
60 V
             f.write(
61 V
62 V
                 verilog.convert(
                                                       NOTE no in_rst
63 V
                     top, ports=[
64
                          top.in_en, top.in_a, top.in_b, top.out_d, top.out_ovf]))
65
```

Resulting waveform adder_sync.vcd



Resulting waveform adder_sync.vcd



Generated adder_sync.v (comments omitted)

```
reg [14:0] sim_delay = 15'h0000;
     * Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, g
                                                                               reg [14:0] \sim_delay$next;
                                                                        23
     e02b7f64b) */
                                                                               assign \$1 = in_a + in_b;
                                                                        24
                                                                               always @(posedge clk)
     (* \amaranth.hierarchy = "top" *)
                                                                                 sim_delay <= \sim_delay$next ;</pre>
                                                                        26
     (* top = 1 *)
                                                                               always @* begin
      (* generator = "Amaranth" *)
                                                                        27 ~
                                                                                 if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
                                                                        28
 5 v module top(in_a, in_b, out_d, out_ovf, clk, rst, in_en);
                                                                                 \sim_delay$next = sim_delay;
       reg \$auto$verilog_backend.cc:2083:dump_module$2 = 0;
                                                                        29
                                                                                 casez (in_en)
       wire [4:0] \$1;
                                                                        30 🗸
                                                                                   1'h1:
       input clk;
                                                                        31 🗸
                                                                                     begin
       wire clk;
                                                                       32 ~
                                                                        33
                                                                                       \sim_delay$next [14:5] = sim_delay[9:0];
       input [3:0] in_a;
10
                                                                                       \sim_delay$next [4:0] = \$1;
       wire [3:0] in_a;
                                                                        34
11
       input [3:0] in_b;
                                                                        35
                                                                                     end
12
                                                                        36
       wire [3:0] in_b;
                                                                                 endcase
13
                                                                                 casez (rst)
       input in_en;
14
                                                                        37 V
                                                                                   1'h1:
15
       wire in_en;
                                                                        38 🗸
       output [3:0] out_d;
                                                                        39
                                                                                       \sim_delay$next = 15'h0000;
16
       wire [3:0] out_d;
                                                                        40
                                                                                 endcase
17
       output out_ovf;
                                                                        41
                                                                               end
18
                                                                        42
                                                                               assign { out_ovf, out_d } = sim_delay[14:10];
       wire out_ovf;
19
                                                                             endmodule
       input rst;
                                                                        43
20
                                                                        44
       wire rst;
```

Generated adder_sync.v (comments omitted)

```
reg [14:0] sim_delay = 15'h0000;
     * Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, g
                                                                            reg [14:0] \sim_delay$next;
                                                                     23
     e02b7f64b) */
                                                                            assign \$1 = in_a + in_b;
                                                                            always @(posedge clk)
     (* \amaranth.hierarchy = "top" *)
                                                                              sim_delay <= \sim_delay$next ;</pre>
                                                                     26
     (* top = 1 *)
                                                                            always @* begin
     (* generator = "Amaranth" *)
                                                                     27 ~
                                                                              if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
                                                                     28
 5 v module top(in_a, in_b, out_d, out_ovf, clk, rst, in_en);
                                                                              \sim_delay$next = sim_delay;
       reg \$auto$verilog_backend.cc:2083:dump_module$2 = 0;
                                                                     29
                                                                              casez (in_en)
                                                                     30 V
       wire [4:0] \$1;
                                    Synchronous circuit
                                                                     31 ~
                                                                                1'h1:
       input clk;
                                                                                  begin
       wire clk;
                                                                     32 ∨
                                    → auto-generated
                                                                                    \sim_delay$next [14:5] = sim_delay[9:0];
                                                                     33
       input [3:0] in_a;
10
                                    clk, rst
                                                                                    \sim_delay$next [4:0] = \$1;
       wire [3:0] in_a;
                                                                     34
11
                                                                     35
       input [3:0] in_b;
                                                                                  end
12
                                                                     36
                                                                              endcase
       wire [3:0] in_b;
13
                                                                              casez (rst)
       input in_en;
14
                                                                     37 V
                                                                                                                 Synchronous circuit
                                                                              1'h1:
15
       wire in_en;
                                                                     38 🗸
                                                                                                                → auto-generated
                                                                                    \sim delay$next = 15'h0000:
       output [3:0] out_d;
                                                                     39
16
       wire [3:0] out_d;
                                                                              endcase
                                                                                                                 rst impl.
                                                                     40
17
       output out_ovf;
                                                                     41
18
                                                                            end
                                                                     42
                                                                            assign { out_ovf, out_d } = sim_delay[14:10];
       wire out_ovf;
19
       input rst;
                                                                     43
                                                                          endmodule
20
                                                                     44
       wire rst;
```

Q&A on example (2)

21

```
__name__ == '__main__':

√ from amaranth import *

                                                                             len_arr = 3
     from functools import reduce
                                                                              dut = TestArray(len_arr=len_arr)
                                                                     5 ~
                                                                              from amaranth.sim import Simulator, Delay, Settle
 4 ∨ class TestArray(Elaboratable):
                                                                              import numpy as np
                                                                     6
         def __init__(self, len_arr):
             self.len_arr = len_arr
                                                                     8 ~
                                                                              def test_case(dut, in_bool):
                                                                                  for i, b in enumerate(in_bool):
                                                                    9 ~
             self.in_bool = Array([Signal(1, name=f"in_bool_{i}")
 8 ~
                                                                                      yield dut.in_bool[i].eq(bool(b))
                                                                    10
                                  for i in range(len_arr)])
                                                                                  yield Settle()
                                                                    11
             self.out_bool = Signal(1)
10
                                                                                  vield Delay(1e-6)
                                                                    12
11
                                                                    13
         def elaborate(self, platform):
12 v
                                                                             def bench():
                                                                    14 ~
13
             m = Module()
                                                                    15 V
                                                                                  for i in range(2 ** len_arr):
14
15 V
             m.d.comb += [
                                                                                      yield from test_case(
                                                                    16 V
16 V
                 self.out_bool.eq(
                                                                                          dut, np.random.randint(low=0, high=2, size=len_arr))
                                                                    17
17
                     reduce(lambda acc, cur: acc & cur, self.in_bool, 1)
18
19
20
```

21

```
__name__ == '__main__':

√ from amaranth import *

                                                                             len_arr = 3
     from functools import reduce
                                                                             dut = TestArray(len_arr=len_arr)
                                                                    5 ~
                                                                             from amaranth.sim import Simulator, Delay, Settle
 4 ∨ class TestArray(Elaboratable):
                                                                             import numpy as np
                                                                    6
         def __init__(self, len_arr):
             self.len_arr = len_arr
                                       input Array
                                                                    8 ~
                                                                             def test_case(dut, in_bool):
                                                                                 for i, b in enumerate(in_bool):
                                                                    9 ~
 8 ~
             self.in_bool = Array([Signal(1, name=f"in_bool_{i}")
                                                                                      yield dut.in_bool[i].eq(bool(b))
                                                                   10
                                  for i in range(len_arr)])
                                                                                 yield Settle()
                                                                   11
             self.out_bool = Signal(1)
10
                                                                   12
                                                                                 vield Delay(1e-6)
11
                                                                   13
         def elaborate(self, platform):
12 v
                                                                             def bench():
                                                                   14 ~
13
             m = Module()
                                                                   15 V
                                                                                  for i in range(2 ** len_arr):
14
15 V
             m.d.comb += [
                                                                                      yield from test_case(
                                                                   16 V
16 V
                 self.out_bool.eq(
                                                                                          dut, np.random.randint(low=0, high=2, size=len_arr))
                                                                   17
17
                     reduce(lambda acc, cur: acc & cur, self.in_bool, 1)
18
19
20
```

21

```
__name__ == '__main__':

√ from amaranth import *

                                                                             len_arr = 3
     from functools import reduce
                                                                             dut = TestArray(len_arr=len_arr)
                                                                    5 ~
                                                                             from amaranth.sim import Simulator, Delay, Settle
                                       Specify Signal name
 4 ∨ class TestArray(Elaboratable):
                                                                             import numpy as np
         def __init__(self, len_arr):
                                       Otherwise, it will be
             self.len_arr = len_arr
                                        \Signal$0, \Signal$1, ...
                                                                    8 ~
                                                                             def test_case(dut, in_bool):
                                                                                 for i, b in enumerate(in_bool):
                                                                    9 ~
             self.in_bool = Array([Signal(1, name=f"in_bool_{i}")
 8 ~
                                                                                     yield dut.in_bool[i].eq(bool(b))
                                                                   10
                                  for i in range(len_arr)))
                                                                                 yield Settle()
                                                                   11
             self.out_bool = Signal(1)
10
                                                                   12
                                                                                 vield Delay(1e-6)
11
                                                                   13
         def elaborate(self, platform):
12 v
                                                                             def bench():
                                                                   14 ~
13
             m = Module()
                                                                   15 V
                                                                                 for i in range(2 ** len_arr):
14
15 V
             m.d.comb += [
                                                                                     yield from test_case(
                                                                   16 V
16 V
                 self.out_bool.eq(
                                                                                         dut, np.random.randint(low=0, high=2, size=len_arr))
                                                                   17
17
                     reduce(lambda acc, cur: acc & cur, self.in_bool, 1)
18
19
20
```

21

```
__name__ == '__main__':

√ from amaranth import *

                                                                             len_arr = 3
     from functools import reduce
                                                                             dut = TestArray(len_arr=len_arr)
                                                                             from amaranth.sim import Simulator, Delay, Settle
                                                                    5 ~
     class TestArray(Elaboratable):
                                                                             import numpy as np
                                                                    6
         def __init__(self, len_arr):
             self.len_arr = len_arr
                                                                    8 ~
                                                                             def test_case(dut, in_bool):
                                                                                 for i, b in enumerate(in_bool):
                                                                    9 ~
             self.in_bool = Array([Signal(1, name=f"in_bool_{i}")
 8 ~
                                                                                     yield dut.in_bool[i].eq(bool(b))
                                                                   10
                                  for i in range(len_arr)])
                                                                                 yield Settle()
                                                                   11
             self.out_bool = Signal(1)
10
                                                                   12
                                                                                 vield Delay(1e-6)
11
                                                                   13
         def elaborate(self, platform):
12 v
                                                                             def bench():
                                                                   14 ~
13
             m = Module()
                                                                   15 V
                                                                                 for i in range(2 ** len_arr):
14
                                       Using reduce as logic
15 V
             m.d.comb += [
                                                                                     yield from test_case(
                 self.out_bool.eq(
16 V
                                                                                         dut, np.random.randint(low=0, high=2, size=len_arr))
                                                                   17
                     reduce(lambda acc, cur: acc & cur, self.in_bool, 1)
17
18
                                    Access Array by indexing
19
20
```

21


```
__name__ == '__main__':

√ from amaranth import *

                                                                             len_arr = 3
     from functools import reduce
                                                                             dut = TestArray(len_arr=len_arr)
                                                                    5 ~
                                                                             from amaranth.sim import Simulator, Delay, Settle
 4 ∨ class TestArray(Elaboratable):
                                                                             import numpy as np
                                                                    6
         def __init__(self, len_arr):
             self.len_arr = len_arr
                                                                    8 ~
                                                                             def test_case(dut, in_bool):
                                                                                 for i, b in enumerate(in_bool):
                                                                    9 ~
             self.in_bool = Array([Signal(1, name=f"in_bool_{i}")
 8 ~
                                                                                     yield dut.in_bool[i].ea(bool(b))
                                                                   10
                                  for i in range(len_arr)])
                                                                                 yield Settle()
                                                                   11
             self.out_bool = Signal(1)
10
                                                                                                      Access Array by indexing
                                                                                 vield Delay(1e-6)
                                                                   12
11
                                                                   13
         def elaborate(self, platform):
12 v
                                                                             def bench():
                                                                   14 ~
13
             m = Module()
                                                                   15 V
                                                                                 for i in range(2 ** len_arr):
14
             m.d.comb += [
                                                                                     yield from test_case(
15 V
                                                                   16 V
16 V
                 self.out_bool.eq(
                                                                                          dut, np.random.randint(low=0, high=2, size=len_arr))
                                                                   17
17
                     reduce(lambda acc, cur: acc & cur, self.in_bool, 1)
18
19
20
```

```
from amaranth.back import verilog
top = TestArray(len_arr=len_arr)
with open(p.with_suffix('.v'), 'w') as f:
f.write(
verilog.convert(
top, Need to flatten Array
ports=[*top.in_bool, top.out_bool]))
```

Resulting waveform test_array.vcd



Generated test_array.v (comments omitted)

```
/* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, git shall
     e02b7f64b) */
     (* \amaranth.hierarchy = "top" *)
     (* top = 1 *)
     (* generator = "Amaranth" *)
5 v module top(in_bool_1, in_bool_2, out_bool, in_bool_0);
       wire \$1 ;
       wire \$3 ;
       wire \$5 ;
       input in_bool_0;
       wire in_bool_0;
       input in_bool_1;
       wire in_bool_1;
       input in_bool_2;
       wire in_bool_2;
       output out_bool;
15
       wire out_bool;
       assign \$3 = \$1 & in_bool_1;
       assign \$5 = \$3 & in_bool_2;
       assign out_bool = \$5;
       assign \$1 = in_bool_0;
     endmodule
```

Generated test_array.v (comments omitted)

```
/* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, git sha1
     e02b7f64b) */
     (* \amaranth.hierarchy = "top" *)
    (* top = 1 *)
     (* generator = "Amaranth" *)
5 v module top(in_bool_1, in_bool_2, out_bool, in_bool_0);
      wire \$1 ;
      wire \$3 ;
      wire \$5 ;
      input in_bool_0;
      wire in_bool_0;
      input in_bool_1;
                           Array of Signal is flattened
      wire in_bool_1;
      input in_bool_2;
      wire in_bool_2;
      output out_bool;
15
      wire out_bool;
      assign \$3 = \$1 & in_bool_1;
      assign \$5 = \$3 & in_bool_2;
      assign out_bool = \$5;
      assign \$1 = in_bool_0;
     endmodule
```

Generated test_array.v (comments omitted)

```
/* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, git sha1
     e02b7f64b) */
     (* \amaranth.hierarchy = "top" *)
     (* top = 1 *)
     (* generator = "Amaranth" *)
5 v module top(in_bool_1, in_bool_2, out_bool, in_bool_0);
       wire \$1 ;
       wire \$3 ;
       wire \$5 ;
       input in_bool_0;
       wire in_bool_0;
       input in_bool_1;
       wire in_bool_1;
       input in_bool_2;
       wire in_bool_2;
       output out_bool;
15
       wire out_bool;
       assign \$3 = \$1 & in_bool_1;
                                         reduce logic
       assign \$5 = \$3 & in_bool_2;
       assign out_bool = \$5;
       assign \$1 = in_bool_0;
     endmodule
```

Q&A on example (3)