

# **Amaranth (1, lecture)**

Hardware System Design


Spring, 2023

# Outline

- **Modern HDL**
- Amaranth
  - Introduction
  - Examples & Constructs

# Modern HDL

- Technology improves over time...




# Modern HDL

- While Verilog and tools have not
  - SystemVerilog is a massive standard and tools are fragmented (making code not portable)
  - No standard libraries
    - Memory
    - FIFO for CDC (clock domain crossing)
  - Not flexible enough
    - Convention is to use Perl script to generate Verilog code

# Modern HDL

- Chisel
  - HDL on Scala
  - Chisel → FIRRTL (→ Verilog)
  - CHIPS alliance
- Amaranth
  - HDL on Python
  - Amaranth → RTLIL (→ Verilog)
  - Independent open-source project
- And so on...

CHISEL



[chipsalliance/chisel \(github.com\)](https://github.com/chipsalliance/chisel)  
[m-labs/migen \(github.com\)](https://github.com/m-labs/migen)  
[amaranth-lang/amaranth \(github.com\)](https://github.com/amaranth-lang/amaranth)  
[drom/awesome-hdl \(github.com\)](https://github.com/drom/awesome-hdl)

# Modern HDL

- Analogy to C~Python

	C	Python
Binary speed	~100x	1x
Productivity	1x	~10x

	Verilog	Amaranth
HW cycles	1x	1x
Productivity	1x	~10x

- Users focus on frontend code
- Burden passed to backend
  - Optimize HW resource usage
  - Synthesis / place & route tools
- Code critical part with Verilog as needed

# Outline

- Modern HDL
- **Amaranth**
  - Introduction
  - Examples & Constructs

# Amaranth – introduction

- Migen → nMigen → Amaranth
  - nMigen is fork of Migen (Milkymist Generator)
  - nMigen renamed to Amaranth
- Powerful tools
  - [enjoy-digital/litex \(github.com\)](https://github.com/enjoy-digital/litex) (not covered in this class)
- HDL, not HLS!
  - Hardware Description Language
  - Not High Level Synthesis



# Amaranth – example

- Adder
- AdderSync
- TestArray

- Tutorial code

<https://www.notion.so/tutorial-code-1118b39f44324efcaeec85ef3d687c7d?pvs=4>

# Amaranth – example (1)

```
1  from amaranth import *
2
3  class Adder(Elaboratable):
4      def __init__(self, num_bits):
5          self.num_bits = num_bits
6
7          self.in_a = Signal(num_bits)
8          self.in_b = Signal(num_bits)
9          self.out_d = Signal(num_bits)
10         self.out_ovf = Signal(1)
11
12     def elaborate(self, platform):
13         m = Module()
14
15         m.d.comb += [
16             Cat(self.out_d, self.out_ovf).eq(self.in_a + self.in_b)
17         ]
18
19     return m
```

# Amaranth – example (1)

```
1  from amaranth import *
2
3  class Adder(Elaboratable):
4      def __init__(self, num_bits):
5          self.num_bits = num_bits
6
7          self.in_a = Signal(num_bits)
8          self.in_b = Signal(num_bits)
9          self.out_d = Signal(num_bits)
10         self.out_ovf = Signal(1)
11
12     def elaborate(self, platform):
13         m = Module()
14
15         m.d.comb += [
16             Cat(self.out_d, self.out_ovf).eq(self.in_a + self.in_b)
17         ]
18
19     return m
```

# Amaranth – constructs

- `Signal()` instead of `reg` and `wire`
  - Automatically assigned by `m.d.comb` or `m.d.sync`
    - If `Signal` is on LHS of `eq` at `m.d.comb` → `wire`
    - If `Signal` is on LHS of `eq` at `m.d.sync` → `reg`
    - If `Signal` is on LHS of `eq` at both → compile error
- `eq` instead of `{assign, <=, =}`

# Amaranth – constructs

- `Signal()` instead of `reg` and `wire`
  - `Signal(shape, reset, reset_less, ...)`
    - `shape = Shape(width, signed)` castable object or `None`
  - 1-bit by default
    - `width=1`
  - Unsigned by default
    - `signed=False`
  - Reset value 0 by default
    - `reset=0`
    - `reset_less=False`

```
>>> Signal().shape()
unsigned(1)
>>> Signal(4).shape()
unsigned(4)
>>> Signal(range(-8, 7)).shape()
signed(4)
```

[Language guide\(Shape\) \(amaranth-lang.org\)](https://github.com/amaranth-lang/amaranth/blob/ae1aeff0f2b110de3e24e7d1abd0370f06ffe745/amaranth/hdl/ast.py#L52)

<https://github.com/amaranth-lang/amaranth/blob/ae1aeff0f2b110de3e24e7d1abd0370f06ffe745/amaranth/hdl/ast.py#L52>

[Language guide\(Signal\) \(amaranth-lang.org\)](https://github.com/amaranth-lang/amaranth/blob/ae1aeff0f2b110de3e24e7d1abd0370f06ffe745/amaranth/hdl/ast.py#L947)

<https://github.com/amaranth-lang/amaranth/blob/ae1aeff0f2b110de3e24e7d1abd0370f06ffe745/amaranth/hdl/ast.py#L947>

# Amaranth – example (1)

```
1  from amaranth import *
2
3  class Adder(Elaboratable):
4      def __init__(self, num_bits):
5          self.num_bits = num_bits
6
7          self.in_a = Signal(num_bits)
8          self.in_b = Signal(num_bits)
9          self.out_d = Signal(num_bits)
10         self.out_ovf = Signal(1)
11
12     def elaborate(self, platform):
13         m = Module()
14
15         m.d.comb += [
16             Cat(self.out_d, self.out_ovf).eq(self.in_a + self.in_b)
17         ]
18
19     return m
```

No sync logic  
all wires  
+ no synchronous submodules  
→ Adder is combinational circuit

# Amaranth – example (1)

```
1  if __name__ == '__main__':
2      num_bits = 4
3      dut = Adder(num_bits=num_bits)
4
5      from amaranth.sim import Simulator, Delay, Settle
6
7      def test_case(dut, a, b, d, ovf):
8          yield dut.in_a.eq(a)
9          yield dut.in_b.eq(b)
10         yield Settle()
11         yield Delay(1e-6)
12         assert (yield dut.out_d == d)
13         assert (yield dut.out_ovf == ovf)
14
15     def bench():
16         for i in range(2 ** num_bits):
17             for j in range(2 ** num_bits):
18                 try:
19                     yield from test_case(dut, i, j,
20                                         (i + j) % (2 ** num_bits),
21                                         (i + j) // (2 ** num_bits))
22                 except AssertionError:
23                     print(i, j, (i + j) % (2 ** num_bits),
24                           (i + j) // (2 ** num_bits))
25
26     from pathlib import Path
27     p = Path(__file__)
28
29     sim = Simulator(dut)
30     sim.add_process(bench)
31
32     with open(p.with_suffix('.vcd'), 'w') as f:
33         with sim.write_vcd(f):
34             sim.run()
35
36     from amaranth.back import verilog
37     top = Adder(num_bits=num_bits)
38     with open(p.with_suffix('.v'), 'w') as f:
39         f.write(
40             verilog.convert(
41                 top,
42                 ports=[top.in_a, top.in_b, top.out_d, top.out_ovf]))
```

# Amaranth – example (1)

```
1 if __name__ == '__main__':
2     num_bits = 4
3     dut = Adder(num_bits=num_bits)
4
5     from amaranth.sim import Simulator, Delay, Settle
6
7     def test_case(dut, a, b, d, ovf):
8         yield dut.in_a.eq(a)
9         yield dut.in_b.eq(b)
10        yield Settle()
11        yield Delay(1e-6)
12        assert (yield dut.out_d == d)
13        assert (yield dut.out_ovf == ovf)
14
15    def bench():
16        for i in range(2 ** num_bits):
17            for j in range(2 ** num_bits):
18                try:
19                    yield from test_case(dut, i, j,
20                                       (i + j) % (2 ** num_bits),
21                                       (i + j) // (2 ** num_bits))
22                except AssertionError:
23                    print(i, j, (i + j) % (2 ** num_bits),
24                          (i + j) // (2 ** num_bits))
```

```
26 from pathlib import Path
27 p = Path(__file__)
28
29 sim = Simulator(dut)
30 sim.add_process(bench)
31
32 with open(p.with_suffix('.vcd'), 'w') as f:
33     with sim.write_vcd(f):
34         sim.run()
35
36 from amaranth.back import verilog
37 top = Adder(num_bits=num_bits)
38 with open(p.with_suffix('.v'), 'w') as f:
39     f.write(
40         verilog.convert(
41             top,
42             ports=[top.in_a, top.in_b, top.out_d, top.out_ovf]))
```

Comb. logic → add\_process



# Amaranth – example (1)

```
1  if __name__ == '__main__':
2      num_bits = 4
3      dut = Adder(num_bits=num_bits)
4
5      from amaranth.sim import Simulator, Delay, Settle
6
7      def test_case(dut, a, b, d, ovf):
8          yield dut.in_a.eq(a)
9          yield dut.in_b.eq(b)
10         yield Settle()
11         yield Delay(1e-6)
12         assert (yield dut.out_d == d)
13         assert (yield dut.out_ovf == ovf)
14
15     def bench():
16         for i in range(2 ** num_bits):
17             for j in range(2 ** num_bits):
18                 try:
19                     yield from test_case(dut, i, j,
20                                         (i + j) % (2 ** num_bits),
21                                         (i + j) // (2 ** num_bits))
22                 except AssertionError:
23                     print(i, j, (i + j) % (2 ** num_bits),
24                           (i + j) // (2 ** num_bits))
25
26     from pathlib import Path
27     p = Path(__file__)
28
29     sim = Simulator(dut)
30     sim.add_process(bench)
31
32     with open(p.with_suffix('.vcd'), 'w') as f:
33         with sim.write_vcd(f):
34             sim.run()
35
36     from amaranth.back import verilog
37     top = Adder(num_bits=num_bits)
38     with open(p.with_suffix('.v'), 'w') as f:
39         f.write(
40             verilog.convert(
41                 top,
42                 ports=[top.in_a, top.in_b, top.out_d, top.out_ovf]))
```

# Amaranth – example (1)

```
1  if __name__ == '__main__':
2      num_bits = 4
3      dut = Adder(num_bits=num_bits)
4
5      from amaranth.sim import Simulator, Delay, Settle
6
7      def test_case(dut, a, b, d, ovf):
8          yield dut.in_a.eq(a)
9          yield dut.in_b.eq(b)
10         yield Settle()
11         yield Delay(1e-6)
12         assert (yield dut.out_d == d)
13         assert (yield dut.out_ovf == ovf)
14
15     def bench():
16         for i in range(2 ** num_bits):
17             for j in range(2 ** num_bits):
18                 try:
19                     yield from test_case(dut, i, j,
20                                         (i + j) % (2 ** num_bits),
21                                         (i + j) // (2 ** num_bits))
22                 except AssertionError:
23                     print(i, j, (i + j) % (2 ** num_bits),
24                           (i + j) // (2 ** num_bits))
25
26     from pathlib import Path
27     p = Path(__file__)
28
29     sim = Simulator(dut)
30     sim.add_process(bench)
31
32     with open(p.with_suffix('.vcd'), 'w') as f:
33         with sim.write_vcd(f):
34             sim.run()
35
36     from amaranth.back import verilog
37     top = Adder(num_bits=num_bits)
38     with open(p.with_suffix('.v'), 'w') as f:
39         f.write(
40             verilog.convert(
41                 top,
42                 ports=[top.in_a, top.in_b, top.out_d, top.out_ovf]))
43
```

Settle() for value assertion  
Delay() for time delay  
(both for combinational logic only)

# Amaranth – example (1)


```
1  if __name__ == '__main__':
2      num_bits = 4
3      dut = Adder(num_bits=num_bits)
4
5      from amaranth.sim import Simulator, Delay, Settle
6
7      def test_case(dut, a, b, d, ovf):
8          yield dut.in_a.eq(a)
9          yield dut.in_b.eq(b)
10         yield Settle()
11         yield Delay(1e-6)
12         assert (yield dut.out_d == d)
13         assert (yield dut.out_ovf == ovf)
14
15     def bench():
16         for i in range(2 ** num_bits):
17             for j in range(2 ** num_bits):
18                 try:
19                     yield from test_case(dut, i, j,
20                                         (i + j) % (2 ** num_bits),
21                                         (i + j) // (2 ** num_bits))
22                 except AssertionError:
23                     print(i, j, (i + j) % (2 ** num_bits),
24                           (i + j) // (2 ** num_bits))
```

```
26  from pathlib import Path
27  p = Path(__file__)
28
29  sim = Simulator(dut)
30  sim.add_process(bench)
31
32  with open(p.with_suffix('.vcd'), 'w') as f:
33      with sim.write_vcd(f):
34          sim.run()
35
36  from amaranth.back import verilog
37  top = Adder(num_bits=num_bits)
38  with open(p.with_suffix('.v'), 'w') as f:
39      f.write(
40          verilog.convert(
41              top,
42              ports=[top.in_a, top.in_b, top.out_d, top.out_ovf])
```

Output waveform and verilog

# Amaranth – example (1)

- Resulting waveform `adder.vcd`



# Amaranth – example (1)

- Generated adder.v (comments omitted)

```
1  /* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, git sha1  
   e02b7f64b) */  
  
1  
2  (* \amaranth.hierarchy = "top" *)  
3  (* top = 1 *)  
4  (* generator = "Amaranth" *)  
5  module top(in_b, out_d, out_ovf, in_a);  
6      wire [4:0] \S1 ;  
7      input [3:0] in_a;  
8      wire [3:0] in_a;  
9      input [3:0] in_b;  
10     wire [3:0] in_b;  
11     output [3:0] out_d;  
12     wire [3:0] out_d;  
13     output out_ovf;  
14     wire out_ovf;  
15     assign \S1 = in_a + in_b;  
16     assign { out_ovf, out_d } = \S1 ;  
17 endmodule  
18  
19
```

# Amaranth – example (1)

- Generated adder.v (comments omitted)

```
1  /* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, git sha1
   e02b7f64b) */
2
3  (* \amaranth.hierarchy = "top" *)
4  (* top = 1 *)
5  (* generator = "Amaranth" *)
6  module top(in_b, out_d, out_ovf, in_a);
7      wire [4:0] \s1 ;
8      input [3:0] in_a;
9      wire [3:0] in_a;
10     input [3:0] in_b;
11     wire [3:0] in_b;
12     output [3:0] out_d;
13     wire [3:0] out_d;
14     output out_ovf;
15     wire out_ovf;
16     assign \s1 = in_a + in_b;
17     assign { out_ovf, out_d } = \s1 ;
18 endmodule
19
```

Automatically generated wire  
Automatic bitwidth extension  
(4-bit → 5-bit to handle overflow)



# Amaranth – constructs

- Arithmetic operators

Arithmetics on Amaranth values **never overflows**

**Width** of the arithmetic expression is **always sufficient** to represent **all possible values**

- Width extension

On operations that takes two inputs

If bitwidth does not match, smaller one is extended

Zero-extended for unsigned values

Sign-extended for signed values

[Language guide\(Width extension\) \(amaranth-lang.org\)](http://amaranth-lang.org/language-guide/width-extension)

[Language guide\(Arithmetic operators\) \(amaranth-lang.org\)](http://amaranth-lang.org/language-guide/arithmetic-operators)

# Q&A on example (1)



# Amaranth – example (2)

```
1  from amaranth import *
2
3  class AdderSync(Elaboratable):
4      def __init__(self, num_bits, delay=1):
5          self.num_bits = num_bits
6          self.delay = delay
7
8          assert delay >= 0
9
10         self.in_a = Signal(num_bits)
11         self.in_b = Signal(num_bits)
12         self.in_rst = Signal(1, reset_less=True)
13         self.in_en = Signal(1)
14         self.out_d = Signal(num_bits)
15         self.out_ovf = Signal(1)
16
17         if delay == 0:
18             delay = 1
19         self.sim_delay = Signal((num_bits + 1) * delay)
20
21     def elaborate(self, platform):
22         m = Module()
23
24         m.d.comb += [
25             Cat(self.out_d, self.out_ovf).eq(
26                 self.sim_delay[-(self.num_bits+1):])
27         ]
28
29         with m.If(self.in_en):
30             if self.delay == 0:
31                 m.d.comb += [
32                     self.sim_delay.eq(self.in_a + self.in_b)
33                 ]
34             else:
35                 m.d.sync += [
36                     self.sim_delay.eq(
37                         self.sim_delay.rotate_left(self.num_bits+1)),
38                     self.sim_delay[:self.num_bits+1].eq(
39                         self.in_a + self.in_b),
40                 ]
41
42         return m
```

# Amaranth – example (2)

```
1  from amaranth import *
2
3  class AdderSync(Elaboratable):
4      def __init__(self, num_bits, delay=1):
5          self.num_bits = num_bits
6          self.delay = delay
7
8          assert delay >= 0
9
10         self.in_a = Signal(num_bits)
11         self.in_b = Signal(num_bits)
12         self.in_rst = Signal(1, reset_less=True)
13         self.in_en = Signal(1)
14         self.out_d = Signal(num_bits)
15         self.out_ovf = Signal(1)
16
17         if delay == 0:
18             delay = 1
19         self.sim_delay = Signal((num_bits + 1) * delay)
```

```
21
22
23
24     m.d.comb += [
25         Cat(self.out_d, self.out_ovf).eq(
26             self.sim_delay[-(self.num_bits+1):])
27     ]
28
29     with m.If(self.in_en):
30         if self.delay == 0:
31             m.d.comb += [
32                 self.sim_delay.eq(self.in_a + self.in_b)
33             ]
34         else:
35             m.d.sync += [
36                 self.sim_delay.eq(
37                     self.sim_delay.rotate_left(self.num_bits+1)),
38                 self.sim_delay[:self.num_bits+1].eq(
39                     self.in_a + self.in_b),
40             ]
41
42     return m
```

AdderSync is synchronous circuit  
sim\_delay is reg

# Amaranth – example (2)

```
1  from amaranth import *
2
3  class AdderSync(Elaboratable):
4      def __init__(self, num_bits, delay=1):
5          self.num_bits = num_bits
6          self.delay = delay
7
8          assert delay >= 0
9
10         self.in_a = Signal(num_bits)
11         self.in_b = Signal(num_bits)
12         self.in_rst = Signal(1, reset_less=True)
13         self.in_en = Signal(1)
14         self.out_d = Signal(num_bits)
15         self.out_ovf = Signal(1)
16
17         if delay == 0:
18             delay = 1
19         self.sim_delay = Signal((num_bits + 1) * delay)
```

```
21
22
23
24     m.d.comb += [
25         Cat(self.out_d, self.out_ovf).eq(
26             self.sim_delay[-(self.num_bits+1):])
27     ]
28
29     with m.If(self.in_en):
30         if self.delay == 0:
31             m.d.comb += [
32                 self.sim_delay.eq(self.in_a + self.in_b)
33             ]
34         else:
35             m.d.sync += [
36                 self.sim_delay.eq(
37                     self.sim_delay.rotate_left(self.num_bits+1)),
38                 self.sim_delay[:self.num_bits+1].eq(
39                     self.in_a + self.in_b),
40             ]
41
42     return m
```

Signal is array of bits  
Python indexing supported

# Amaranth – example (2)

```
1  from amaranth import *
2
3  class AdderSync(Elaboratable):
4      def __init__(self, num_bits, delay=1):
5          self.num_bits = num_bits
6          self.delay = delay
7
8          assert delay >= 0
9
10         self.in_a = Signal(num_bits)
11         self.in_b = Signal(num_bits)
12         self.in_rst = Signal(1, reset_less=True)
13         self.in_en = Signal(1)
14         self.out_d = Signal(num_bits)
15         self.out_ovf = Signal(1)
16
17         if delay == 0:
18             delay = 1
19         self.sim_delay = Signal((num_bits + 1) * delay)
20
21     def elaborate(self, platform):
22         m = Module()
23
24         m.d.comb += [
25             Cat(self.out_d, self.out_ovf).eq(
26                 self.sim_delay[-(self.num_bits+1):])
27         ]
28
29         with m.If(self.in_en):
30             if self.delay == 0:
31                 m.d.comb += [
32                     self.sim_delay.eq(self.in_a + self.in_b)
33                 ]
34             else:
35                 m.d.sync += [
36                     self.sim_delay.eq(
37                         self.sim_delay.rotate_left(self.num_bits+1)),
38                     self.sim_delay[:self.num_bits+1].eq(
39                         self.in_a + self.in_b),
40                 ]
41
42         return m
```

# Amaranth – constructs

- Runtime branch

```
with m.If(condition):  
    m.d.sync += []; m.d.comb += [];  
with m.Elif(condition):  
    m.d.sync += []; m.d.comb += [];  
with m.Else():  
    m.d.sync += []; m.d.comb += [];
```

- Compile time branch  
Python `if-elif-else`

# Amaranth – example (2)

```
1  from amaranth import *
2
3  class AdderSync(Elaboratable):
4      def __init__(self, num_bits, delay=1):
5          self.num_bits = num_bits
6          self.delay = delay
7
8          assert delay >= 0
9
10         self.in_a = Signal(num_bits)
11         self.in_b = Signal(num_bits)
12         self.in_rst = Signal(1, reset_less=True)
13         self.in_en = Signal(1)
14         self.out_d = Signal(num_bits)
15         self.out_ovf = Signal(1)
16
17         if delay == 0:
18             delay = 1
19         self.sim_delay = Signal((num_bits + 1) * delay)
20
21     def elaborate(self, platform):
22         m = Module()
23
24         m.d.comb += [
25             Cat(self.out_d, self.out_ovf).eq(
26                 self.sim_delay[-(self.num_bits+1):])
27         ]
28
29         with m.If(self.in_en):
30             if self.delay == 0:
31                 m.d.comb += [
32                     self.sim_delay.eq(self.in_a + self.in_b)
33                 ]
34             else:
35                 m.d.sync += [
36                     self.sim_delay.eq(
37                         self.sim_delay.rotate_left(self.num_bits+1)),
38                     self.sim_delay[:self.num_bits+1].eq(
39                         self.in_a + self.in_b),
40                 ]
41
42         return m
```

# Amaranth – example (2)

```
1  from amaranth import *
2
3  class AdderSync(Elaboratable):
4      def __init__(self, num_bits, delay=1):
5          self.num_bits = num_bits
6          self.delay = delay
7
8          assert delay >= 0
9
10         self.in_a = Signal(num_bits)
11         self.in_b = Signal(num_bits)
12         self.in_rst = Signal(1, reset_less=True)
13         self.in_en = Signal(1)
14         self.out_d = Signal(num_bits)
15         self.out_ovf = Signal(1)
16
17         if delay == 0:
18             delay = 1
19         self.sim_delay = Signal((num_bits + 1) * delay)
```

```
21
22
23
24     m.d.comb += [
25         Cat(self.out_d, self.out_ovf).eq(
26             self.sim_delay[-(self.num_bits+1):])
27     ]
28
29     with m.If(self.in_en):
30         if self.delay == 0:
31             m.d.comb += [
32                 self.sim_delay.eq(self.in_a + self.in_b)
33             ]
34         else:
35             m.d.sync += [
36                 self.sim_delay.eq(→ Simulate pipelined adder
37                     self.sim_delay.rotate_left(self.num_bits+1)),
38                 self.sim_delay[:self.num_bits+1].eq(
39                     self.in_a + self.in_b),
40             ]
41
42     return m
```

Output on left (MSB)

Pass right to left  
input to output

Input on right (LSB)



# Amaranth – example (2)

```
1  ✓ if __name__ == '__main__':
2      num_bits = 4
3      delay = 3
4
5      dut = AdderSync(num_bits, delay=delay)
6      dut = ResetInserter(dut.in_rst)(dut)
7
8  ✓ from amaranth.sim import Simulator
9      from collections import deque
10
11  ✓ def test_case(dut, in_a, in_b, dout, ovf, in_rst=0, in_en=1):
12      yield dut.in_rst.eq(in_rst)
13      yield dut.in_en.eq(in_en)
14      yield dut.in_a.eq(in_a)
15      yield dut.in_b.eq(in_b)
16      yield
17      assert (yield dut.out_d == dout)
18      assert (yield dut.out_ovf == ovf)
19
20      mask = 0x0001
21  ✓ for i in range(num_bits - 1):
22      mask |= (mask << 1)
23
24  ✓ def bench():
25      dout_history = deque()
26      ovf_history = deque()
27
28  ✓ for _ in range(delay):
29      dout_history.append(0)
30      ovf_history.append(0)
31
32  ✓ for i in range(2 ** num_bits):
33      for j in range(2 ** num_bits):
34          added = i + j
35          dout = added & mask
36          ovf = (added & (0x0001 << num_bits)) >> num_bits
37          dout_history.append(dout)
38          ovf_history.append(ovf)
39
40          dout = dout_history.popleft()
41          ovf = ovf_history.popleft()
42  ✓ try:
43      yield from test_case(
44          dut, i, j, dout, ovf)
45  ✓ except AssertionError:
46      print(i, j, dout, ovf)
```



# Amaranth – example (2)

in\_rst works as reset signal  
without any of your code  
for synchronous circuit  
use reset value of signal

```
1  √ if __name__ == '__main__':
2      num_bits = 4
3      delay = 3
4
5      dut = AdderSync(num_bits, delay=delay)
6      dut = ResetInserter(dut.in_rst)(dut)
7
8  √ from amaranth.sim import Simulator
9      from collections import deque
10
11  √ def test_case(dut, in_a, in_b, dout, ovf, in_rst=0, in_en=1):
12      yield dut.in_rst.eq(in_rst)
13      yield dut.in_en.eq(in_en)
14      yield dut.in_a.eq(in_a)
15      yield dut.in_b.eq(in_b)
16      yield
17      assert (yield dut.out_d == dout)
18      assert (yield dut.out_ovf == ovf)
19
20  mask = 0x0001
21  √ for i in range(num_bits - 1):
22      mask |= (mask << 1)
```

```
24  √ def bench():
25      dout_history = deque()
26      ovf_history = deque()
27
28  √ for _ in range(delay):
29      dout_history.append(0)
30      ovf_history.append(0)
31
32  √ for i in range(2 ** num_bits):
33      √ for j in range(2 ** num_bits):
34          added = i + j
35          dout = added & mask
36          ovf = (added & (0x0001 << num_bits)) >> num_bits
37          dout_history.append(dout)
38          ovf_history.append(ovf)
39
40      dout = dout_history.popleft()
41      ovf = ovf_history.popleft()
42      try:
43          yield from test_case(
44              dut, i, j, dout, ovf)
45      except AssertionError:
46          print(i, j, dout, ovf)
```

# Amaranth – example (2)

```
1  ✓ if __name__ == '__main__':
2      num_bits = 4
3      delay = 3
4
5      dut = AdderSync(num_bits, delay=delay)
6      dut = ResetInserter(dut.in_rst)(dut)
7
8  ✓ from amaranth.sim import Simulator
9      from collections import deque
10
11  ✓ def test_case(dut, in_a, in_b, dout, ovf, in_rst=0, in_en=1):
12      yield dut.in_rst.eq(in_rst)
13      yield dut.in_en.eq(in_en)
14      yield dut.in_a.eq(in_a)
15      yield dut.in_b.eq(in_b)
16      yield
17      assert (yield dut.out_d == dout)
18      assert (yield dut.out_ovf == ovf)
19
20  mask = 0x0001
21  ✓ for i in range(num_bits - 1):
22      mask |= (mask << 1)
```

use any python library  
in your test code  
(deque used for  
simulated delay)

```
24  ✓ def bench():
25      dout_history = deque()
26      ovf_history = deque()
27
28  ✓ for _ in range(delay):
29      dout_history.append(0)
30      ovf_history.append(0)
31
32  ✓ for i in range(2 ** num_bits):
33      for j in range(2 ** num_bits):
34          added = i + j
35          dout = added & mask
36          ovf = (added & (0x0001 << num_bits)) >> num_bits
37          dout_history.append(dout)
38          ovf_history.append(ovf)
39
40      dout = dout_history.popleft()
41      ovf = ovf_history.popleft()
42      try:
43          yield from test_case(
44              dut, i, j, dout, ovf)
45      except AssertionError:
46          print(i, j, dout, ovf)
```

# Amaranth – example (2)

```
1  √ if __name__ == '__main__':
2      num_bits = 4
3      delay = 3
4
5      dut = AdderSync(num_bits, delay=delay)
6      dut = ResetInserter(dut.in_rst)(dut)
7
8  √ from amaranth.sim import Simulator
9      from collections import deque
10
11  √ def test_case(dut, in_a, in_b, dout, ovf, in_rst=0, in_en=1):
12      yield dut.in_rst.eq(in_rst)
13      yield dut.in_en.eq(in_en)
14      yield dut.in_a.eq(in_a)
15      yield dut.in_b.eq(in_b)
16      yield
17      assert (yield dut.out_d == dout)
18      assert (yield dut.out_ovf == ovf)
19
20      mask = 0x0001
21  √ for i in range(num_bits - 1):
22      mask |= (mask << 1)
23
24  √ def bench():
25      dout_history = deque()
26      ovf_history = deque()
27
28  √ for _ in range(delay):
29      dout_history.append(0)
30      ovf_history.append(0)
31
32  √ for i in range(2 ** num_bits):
33      √ for j in range(2 ** num_bits):
34          added = i + j
35          dout = added & mask
36          ovf = (added & (0x0001 << num_bits)) >> num_bits
37          dout_history.append(dout)
38          ovf_history.append(ovf)
39
40          dout = dout_history.popleft()
41          ovf = ovf_history.popleft()
42      try:
43          yield from test_case(
44              dut, i, j, dout, ovf)
45      except AssertionError:
46          print(i, j, dout, ovf)
```

Empty yield for clock cycle step  
for synchronous circuit

# Amaranth – example (2)

```
48     from pathlib import Path
49     p = Path(__file__)
50
51     sim = Simulator(dut)
52     sim.add_clock(1e-6)
53     sim.add_sync_process(bench)
54     with open(p.with_suffix('.vcd'), 'w') as f:
55         with sim.write_vcd(f):
56             sim.run()
57
58     from amaranth.back import verilog
59     top = AdderSync(num_bits, delay=delay)
60     with open(p.with_suffix('.v'), 'w') as f:
61         f.write(
62             verilog.convert(
63                 top, ports=[
64                     top.in_en, top.in_a, top.in_b, top.out_d, top.out_ovf]))
65
```

For synchronous circuit




# Amaranth – example (2)

```
48     from pathlib import Path
49     p = Path(__file__)
50
51     sim = Simulator(dut)
52     sim.add_clock(1e-6)
53     sim.add_sync_process(bench)
54     with open(p.with_suffix('.vcd'), 'w') as f:
55         with sim.write_vcd(f):
56             sim.run()
57
58     from amaranth.back import verilog
59     top = AdderSync(num_bits, delay=delay)
60     with open(p.with_suffix('.v'), 'w') as f:
61         f.write(
62             verilog.convert(
63                 top, ports=[
64                     top.in_en, top.in_a, top.in_b, top.out_d, top.out_ovf]))
65
```

NOTE no in\_rst


# Amaranth – example (2)

- Resulting waveform `adder_sync.vcd`



# Amaranth – example (2)

- Resulting waveform `adder_sync.vcd`



# Amaranth – example (2)

- Generated adder\_sync.v (comments omitted)

```
1  /* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, g  
   e02b7f64b) */  
2  (* \amaranth.hierarchy = "top" *)  
3  (* top = 1 *)  
4  (* generator = "Amaranth" *)  
5  module top(in_a, in_b, out_d, out_ovf, clk, rst, in_en);  
6      reg \auto$verilog_backend.cc:2083:dump_module$2 = 0;  
7      wire [4:0] \s1 ;  
8      input clk;  
9      wire clk;  
10     input [3:0] in_a;  
11     wire [3:0] in_a;  
12     input [3:0] in_b;  
13     wire [3:0] in_b;  
14     input in_en;  
15     wire in_en;  
16     output [3:0] out_d;  
17     wire [3:0] out_d;  
18     output out_ovf;  
19     wire out_ovf;  
20     input rst;  
21     wire rst;  
22     reg [14:0] sim_delay = 15'h0000;  
23     reg [14:0] \sim_delay$next ;  
24     assign \s1 = in_a + in_b;  
25     always @(posedge clk)  
26         sim_delay <= \sim_delay$next ;  
27     always @* begin  
28         if (\auto$verilog_backend.cc:2083:dump_module$2 ) begin end  
29         \sim_delay$next = sim_delay;  
30     casez (in_en)  
31         1'h1:  
32             begin  
33                 \sim_delay$next [14:5] = sim_delay[9:0];  
34                 \sim_delay$next [4:0] = \s1 ;  
35             end  
36     endcase  
37     casez (rst)  
38         1'h1:  
39             \sim_delay$next = 15'h0000;  
40     endcase  
41     end  
42     assign { out_ovf, out_d } = sim_delay[14:10];  
43 endmodule  
44
```



# Amaranth – example (2)

- Generated adder\_sync.v (comments omitted)

```
1  /* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, g  
   e02b7f64b) */  
2  (* \amaranth.hierarchy = "top" *)  
3  (* top = 1 *)  
4  (* generator = "Amaranth" *)  
5  module top(in_a, in_b, out_d, out_ovf, clk, rst, in_en);  
6      reg \auto$verilog_backend.cc:2083:dump_module$2 = 0;  
7      wire [4:0] \s1 ;  
8      input clk;  
9      wire clk;  
10     input [3:0] in_a;  
11     wire [3:0] in_a;  
12     input [3:0] in_b;  
13     wire [3:0] in_b;  
14     input in_en;  
15     wire in_en;  
16     output [3:0] out_d;  
17     wire [3:0] out_d;  
18     output out_ovf;  
19     wire out_ovf;  
20     input rst;  
21     wire rst;  
22     reg [14:0] sim_delay = 15'h0000;  
23     reg [14:0] \sim_delay$next ;  
24     assign \s1 = in_a + in_b;  
25     always @(posedge clk)  
26         sim_delay <= \sim_delay$next ;  
27     always @* begin  
28         if (\auto$verilog_backend.cc:2083:dump_module$2 ) begin end  
29         \sim_delay$next = sim_delay;  
30     casez (in_en)  
31         1'h1:  
32             begin  
33                 \sim_delay$next [14:5] = sim_delay[9:0];  
34                 \sim_delay$next [4:0] = \s1 ;  
35             end  
36     endcase  
37     casez (rst)  
38         1'h1:  
39             \sim_delay$next = 15'h0000;  
40     endcase  
41     end  
42     assign { out_ovf, out_d } = sim_delay[14:10];  
43 endmodule  
44
```

Synchronous circuit  
→ auto-generated  
clk, rst

Synchronous circuit  
→ auto-generated  
rst impl.

# Q&A on example (2)

# Amaranth – example (3)

```
1  √ from amaranth import *
1  from functools import reduce
2
3
4  √ class TestArray(Elaboratable):
5  √     def __init__(self, len_arr):
6         self.len_arr = len_arr
7
8         self.in_bool = Array([Signal(1, name=f"in_bool_{i}")
9                                for i in range(len_arr)])
10        self.out_bool = Signal(1)
11
12    √ def elaborate(self, platform):
13        m = Module()
14
15        m.d.comb += [
16            self.out_bool.eq(
17                reduce(lambda acc, cur: acc & cur, self.in_bool, 1)
18            )
19        ]
20
21        return m
```

```
1  √ if __name__ == '__main__':
2      len_arr = 3
3      dut = TestArray(len_arr=len_arr)
4
5      √ from amaranth.sim import Simulator, Delay, Settle
6      import numpy as np
7
8      √ def test_case(dut, in_bool):
9      √     for i, b in enumerate(in_bool):
10         yield dut.in_bool[i].eq(bool(b))
11         yield Settle()
12         yield Delay(1e-6)
13
14    √ def bench():
15    √     for i in range(2 ** len_arr):
16    √         yield from test_case(
17             dut, np.random.randint(low=0, high=2, size=len_arr))
```

# Amaranth – example (3)

```
1  √ from amaranth import *
2  from functools import reduce
3
4  √ class TestArray(Elaboratable):
5  √     def __init__(self, len_arr):
6  |         self.len_arr = len_arr      input Array
7
8  |         self.in_bool = Array([Signal(1, name=f"in_bool_{i}")
9  |                               for i in range(len_arr)])
10 |         self.out_bool = Signal(1)
11
12 √     def elaborate(self, platform):
13 |         m = Module()
14
15 |         m.d.comb += [
16 |             self.out_bool.eq(
17 |                 reduce(lambda acc, cur: acc & cur, self.in_bool, 1)
18 |             )
19 |         ]
20
21 |         return m
```

```
1  √ if __name__ == '__main__':
2  |     len_arr = 3
3  |     dut = TestArray(len_arr=len_arr)
4
5  |     from amaranth.sim import Simulator, Delay, Settle
6  |     import numpy as np
7
8  |     def test_case(dut, in_bool):
9  |         for i, b in enumerate(in_bool):
10 |             yield dut.in_bool[i].eq(bool(b))
11 |             yield Settle()
12 |             yield Delay(1e-6)
13
14 |     def bench():
15 |         for i in range(2 ** len_arr):
16 |             yield from test_case(
17 |                 dut, np.random.randint(low=0, high=2, size=len_arr))
```

# Amaranth – example (3)

```
1  from amaranth import *
2  from functools import reduce
3
4  class TestArray(Elaboratable):
5      def __init__(self, len_arr):
6          self.len_arr = len_arr
7
8          self.in_bool = Array([Signal(1, name=f"in_bool_{i}")
9                               for i in range(len_arr)])
10         self.out_bool = Signal(1)
11
12     def elaborate(self, platform):
13         m = Module()
14
15         m.d.comb += [
16             self.out_bool.eq(
17                 reduce(lambda acc, cur: acc & cur, self.in_bool, 1)
18             )
19         ]
20
21     return m
```

Specify Signal name  
Otherwise, it will be  
\Signal\$0, \Signal\$1, ...

```
1  if __name__ == '__main__':
2      len_arr = 3
3      dut = TestArray(len_arr=len_arr)
4
5      from amaranth.sim import Simulator, Delay, Settle
6      import numpy as np
7
8      def test_case(dut, in_bool):
9          for i, b in enumerate(in_bool):
10              yield dut.in_bool[i].eq(bool(b))
11              yield Settle()
12              yield Delay(1e-6)
13
14     def bench():
15         for i in range(2 ** len_arr):
16             yield from test_case(
17                 dut, np.random.randint(low=0, high=2, size=len_arr))
```



# Amaranth – example (3)

```
1  from amaranth import *
2  from functools import reduce
3
4  class TestArray(Elaboratable):
5      def __init__(self, len_arr):
6          self.len_arr = len_arr
7
8          self.in_bool = Array([Signal(1, name=f"in_bool_{i}")
9                                for i in range(len_arr)])
10         self.out_bool = Signal(1)
11
12     def elaborate(self, platform):
13         m = Module()
14
15         m.d.comb += [
16             self.out_bool.eq(
17                 reduce(lambda acc, cur: acc & cur, self.in_bool, 1)
18             )
19         ]
20
21     return m
```

Using reduce as logic

Access Array by indexing

```
1  if __name__ == '__main__':
2      len_arr = 3
3      dut = TestArray(len_arr=len_arr)
4
5      from amaranth.sim import Simulator, Delay, Settle
6      import numpy as np
7
8      def test_case(dut, in_bool):
9          for i, b in enumerate(in_bool):
10              yield dut.in_bool[i].eq(bool(b))
11              yield Settle()
12              yield Delay(1e-6)
13
14     def bench():
15         for i in range(2 ** len_arr):
16             yield from test_case(
17                 dut, np.random.randint(low=0, high=2, size=len_arr))
```

# Amaranth – example (3)

```
1  from amaranth import *
2  from functools import reduce
3
4  class TestArray(Elaboratable):
5      def __init__(self, len_arr):
6          self.len_arr = len_arr
7
8          self.in_bool = Array([Signal(1, name=f"in_bool_{i}")
9                                for i in range(len_arr)])
10         self.out_bool = Signal(1)
11
12     def elaborate(self, platform):
13         m = Module()
14
15         m.d.comb += [
16             self.out_bool.eq(
17                 reduce(lambda acc, cur: acc & cur, self.in_bool, 1)
18             )
19         ]
20
21         return m
```

```
1  if __name__ == '__main__':
2      len_arr = 3
3      dut = TestArray(len_arr=len_arr)
4
5      from amaranth.sim import Simulator, Delay, Settle
6      import numpy as np
7
8      def test_case(dut, in_bool):
9          for i, b in enumerate(in_bool):
10             yield dut.in_bool[i].eq(bool(b))
11             yield Settle()
12             yield Delay(1e-6)
13
14     def bench():
15         for i in range(2 ** len_arr):
16             yield from test_case(
17                 dut, np.random.randint(low=0, high=2, size=len_arr))
```

Access Array by indexing


# Amaranth – example (3)

```
1  from amaranth.back import verilog
2  top = TestArray(len_arr=len_arr)
3  ∨ with open(p.with_suffix('.v'), 'w') as f:
4  ∨     f.write(
5  ∨         verilog.convert(
6             top,          Need to flatten Array
7             ports=[*top.in_bool, top.out_bool]))
8
```



# Amaranth – example (3)

- Resulting waveform `test_array.vcd`



# Amaranth – example (3)

- Generated `test_array.v` (comments omitted)

```
1      /* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, git sha1
      e02b7f64b) */
2
3      (* \amaranth.hierarchy = "top" *)
4      (* top = 1 *)
5      (* generator = "Amaranth" *)
6      module top(in_bool_1, in_bool_2, out_bool, in_bool_0);
7          wire \S1 ;
8          wire \S3 ;
9          wire \S5 ;
10         input in_bool_0;
11         wire in_bool_0;
12         input in_bool_1;
13         wire in_bool_1;
14         input in_bool_2;
15         wire in_bool_2;
16         output out_bool;
17         wire out_bool;
18         assign \S3 = \S1 & in_bool_1;
19         assign \S5 = \S3 & in_bool_2;
20         assign out_bool = \S5 ;
21         assign \S1 = in_bool_0;
22     endmodule
```

# Amaranth – example (3)

- Generated `test_array.v` (comments omitted)

```
1  /* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, git sha1
   e02b7f64b) */
2
3  (* \amaranth.hierarchy = "top" *)
4  (* top = 1 *)
5  (* generator = "Amaranth" *)
6  module top(in_bool_1, in_bool_2, out_bool, in_bool_0);
7      wire \S1 ;
8      wire \S3 ;
9      wire \S5 ;
10     input in_bool_0;
11     wire in_bool_0;
12     input in_bool_1;
13     wire in_bool_1;
14     input in_bool_2;
15     wire in_bool_2;
16     output out_bool;
17     wire out_bool;
18     assign \S3 = \S1 & in_bool_1;
19     assign \S5 = \S3 & in_bool_2;
20     assign out_bool = \S5 ;
21     assign \S1 = in_bool_0;
22 endmodule
```

Array of Signal is flattened

# Amaranth – example (3)

- Generated `test_array.v` (comments omitted)

```
1  /* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, git sha1
   e02b7f64b) */
2
3  (* \amaranth.hierarchy = "top" *)
4  (* top = 1 *)
5  (* generator = "Amaranth" *)
6  module top(in_bool_1, in_bool_2, out_bool, in_bool_0);
7      wire \S1 ;
8      wire \S3 ;
9      wire \S5 ;
10     input in_bool_0;
11     wire in_bool_0;
12     input in_bool_1;
13     wire in_bool_1;
14     input in_bool_2;
15     wire in_bool_2;
16     output out_bool;
17     wire out_bool;
18     assign \S3 = \S1 & in_bool_1;
19     assign \S5 = \S3 & in_bool_2;
20     assign out_bool = \S5 ;
21     assign \S1 = in_bool_0;
22 endmodule
```

reduce logic

# Q&A on example (3)