# Amaranth (2, lecture)

Hardware System Design Spring, 2023

#### Amaranth examples

- Assignment order
- Memory
- FIFO
- FSM

Tutorial code

https://www.notion.so/tutorial-code-f5ba421763394b56968822fc6af7a7f0?pvs=4

Assignments to different signal bits apply independently. For example, the following two snippets are equivalent:

```
\begin{array}{ll} a = Signal(8) \\ m.d.comb += [ & Verilog analogy \\ a[0:4].eq(C(1, 4)), & wire \rightarrow assign \\ a[4:8].eq(C(2, 4)), & reg \rightarrow non-blocking assignment \\ \end{array}
```

```
a = Signal(8)
m.d.comb += a.eq(Cat(C(1, 4), C(2, 4)))
```


If multiple assignments change the value of the same signal bits, the assignment that is added last determines the final value. For example, the following two snippets are equivalent:


```
b = Signal(9)
m.d.comb += [
    b[0:9].eq(Cat(C(1, 3), C(2, 3), C(3, 3))),
    b[0:6].eq(Cat(C(4, 3), C(5, 3))),
    b[3:6].eq(C(6, 3)),
]
In Verilog,
undefined (possibly Z)
```

```
b = Signal(9)
m.d.comb += b.eq(Cat(C(4, 3), C(6, 3), C(3, 3)))
```

```
class DupSync(Elaboratable):
         def __init__(self, ):
 3
             self.cnt = Signal(4)
             self.cnt_ovf = Signal(1)
 5
 6
             self.in_halt = Signal(1)
             self.in_rst = Signal(1)
 8
 9
10 🗸
         def elaborate(self, platform):
11
             m = Module()
12
             m.d.sync += [
13 🗸
                  Cat(self.cnt, self.cnt_ovf).eq(self.cnt + 1),
14
15
16
17 ∨
             with m.If(self.in_halt):
                 m.d.sync += [
18 🗸
                     self.cnt.eq(self.cnt),
19
                     self.cnt_ovf.eq(self.cnt_ovf),
20
21
22
             return m
```

```
class DupComb(Elaboratable):
         def __init__(self, ):
 2
 3
              self.cnt = Signal(4)
              self.cnt_ovf = Signal(1)
 5
              self.cnt_next = Signal(5)
 6
              self.in_halt = Signal(1)
 8
              self.in_rst = Signal(1)
 9
10
         def elaborate(self, platform):
11
12
             m = Module()
13
14
             m.d.sync += [
15
                  Cat(self.cnt, self.cnt_ovf).eq(self.cnt_next),
16
17
             m.d.comb += [
18
                  self.cnt_next.eq(self.cnt + 1),
19
20
21
              with m.If(self.in_halt):
22
23
                 m.d.comb += [
                      self.cnt_next.eq(self.cnt_next),
24
25
26
             return m
```





```
(* \amaranth.hierarchy = "top" *)
     (* top = 1 *)
     (* generator = "Amaranth" *)
                                                                                 always @* begin
                                                                          22
     module top(clk, rst, in_halt);
                                                                                   if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
                                                                          23
       reg \$auto$verilog_backend.cc:2083:dump_module$3 = 0;
 5
                                                                          24
                                                                                    { \cnt_ovf$next , \cnt$next } = \$1 ;
       wire [4:0] \$1;
                                                                                   casez (in_halt)
                                                                          25
       input clk;
                                                                                     1'h1:
                                                                          26
       wire clk;
                                                                          27
                                                                                       beain
       reg [3:0] cnt = 4'h0;
 9
                                                                                          \cnt$next = cnt;
                                                                          28
       reg [3:0] \cnt$next;
10
                                                                          29
                                                                                          \cnt_ovf$next = cnt_ovf;
       reg cnt_ovf = 1'h0;
11
                                                                          30
                                                                                        end
       reg \cnt_ovf$next ;
12
                                                                                   endcase
                                                                          31
       input in halt;
13
                                                                                   casez (rst)
                                                                          32
       wire in_halt;
14
                                                                                     1'h1:
                                                                          33
       input rst;
15
                                                                                       beain
                                                                          34
       wire rst;
16
                                                                                          \c = 4'h0;
                                                                          35
       assign \1 = cnt + 1'h1;
17
                                                                                          \cnt_ovf$next = 1'h0;
                                                                          36
       always @(posedge clk)
18
                                                                          37
                                                                                        end
         cnt <= \cnt$next ;</pre>
19
                                                                          38
                                                                                   endcase
       always @(posedge clk)
20
                                                                          39
                                                                                 end
         cnt_ovf <= \cnt_ovf$next ;</pre>
21
                                                                               endmodule
```

```
(* \adjustered a \adjustered
                  (* top = 1 *)
                   (* generator = "Amaranth" *)
                                                                                                                                                                                                                                                                  always @* begin
                                                                                                                                                                                                                                          22
                 module top(clk, rst, in_halt);
                                                                                                                                                                                                                                                                        if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
                                                                                                                                                                                                                                          23
                       reg \$auto$verilog_backend.cc:2083:dump_module$3 = 0;
   5
                                                                                                                                                                                                                                          24
                                                                                                                                                                                                                                                                         { \cnt_ovf$next , \cnt$next } = \$1 ;
                       wire [4:0] \$1;
                                                                                                                                                                                                                                                                        casez (in_halt)
                                                                                                                                                                                                                                          25
                       input clk;
                                                                                                                                                                                                                                                                               1'h1:
                                                                                                                                                                                                                                          26
                       wire clk;
                                                                                                                                                                                                                                          27
                                                                                                                                                                                                                                                                                      beain
                       reg [3:0] cnt = 4'h0;
   9
                                                                                                                                                                                                                                                                                           \cnt$next = cnt;
                                                                                                                                                                                                                                          28
10
                       reg [3:0] \cnt$next ;
                                                                                                                                                                                                                                                                                           \cnt_ovf$next = cnt_ovf;
                                                                                                                                                                                                                                          29
                       reg cnt_ovf = 1'h0;
                                                                                                        Auto-generated
11
                                                                                                                                                                                                                                          30
                       reg \cnt_ovf$next ;
12
                                                                                                         temporary registers
                                                                                                                                                                                                                                                                         endcase
                                                                                                                                                                                                                                          31
                       input in_halt;
13
                                                                                                                                                                                                                                                                                                                          Blocking assignment
                                                                                                                                                                                                                                                                        casez (rst)
                                                                                                                                                                                                                                          32
                       wire in_halt;
14
                                                                                                                                                                                                                                                                                                                          → rst overrides in_halt
                                                                                                                                                                                                                                          33
                                                                                                                                                                                                                                                                               1'h1:
                       input rst;
15
                                                                                                                                                                                                                                          34
                                                                                                                                                                                                                                                                                     beain
                       wire rst;
16
                                                                                                                                                                                                                                                                                         \c cnt$next = 4'h0;
                                                                                                                                                                                                                                          35
                        assign \1 = cnt + 1'h1;
17
                                                                                                                                                                                                                                                                                            \cnt_ovf$next = 1'h0;
                                                                                                                                                                                                                                          36
                        always @(posedge clk)
18
                                                                                                                                                                                                                                          37
                                                                                                                                                                                                                                                                                      end
                              cnt <= \cnt$next;</pre>
19
                                                                                                                                                                                                                                          38
                                                                                                                                                                                                                                                                        endcase
                        always @(posedge clk)
20
                                                                                                                                                                                                                                          39
                                                                                                                                                                                                                                                                  end
                              cnt_ovf <= \cnt_ovf$next ;</pre>
21
                                                                                                                                                                                                                                                            endmodule
```

#### Q&A on assignment order

- Memory implementation
  - Verilog → follow guideline & implement your own
  - Amaranth → battery included
- Hardware memory is usually single-port (seldom dual-port)
  - reg [31:0] example[0:8191] is not
    - If your Verilog code use multiple ports
    - → memory cannot be mapped to BRAM (physical memory construct)
    - This convention is error-prone
  - Much better to abstract memory!

```
class Memory:
    """A word addressable storage.
    Parameters
   width : int
       Access granularity. Each storage element of this memory is ``width`` bits in size.
    depth : int
       Word count. This memory contains ``depth`` storage elements.
   init: list of int
       Initial values. At power on, each storage element in this memory is initialized to
       the corresponding element of ``init``, if any, or to zero otherwise.
       Uninitialized memories are not currently supported.
   name : str
       Name hint for this memory. If ``None`` (default) the name is inferred from the variable
       name this ``Signal`` is assigned to.
    attrs : dict
       Dictionary of synthesis attributes.
```

```
class Memory:
                        """A word addressable storage.
                        Parameters
                        width : int
Memory size =
                            Access granularity. Each storage element of this memory is ``width`` bits in size.
width (bits) * depth
                        depth : int
line * number of lines
                            Word count. This memory contains ``depth`` storage elements.
                        init: list of int
                            Initial values. At power on, each storage element in this memory is initialized to
                            the corresponding element of ``init``, if any, or to zero otherwise.
                            Uninitialized memories are not currently supported.
                        name : str
                            Name hint for this memory. If ``None`` (default) the name is inferred from the variable
                            name this ``Signal`` is assigned to.
                        attrs : dict
                            Dictionary of synthesis attributes.
```

```
class ReadPort(Elaboratable):
    """A memory read port.
    Parameters
   memory : :class:`Memory`
        Memory associated with the port.
    domain : str
        Clock domain. Defaults to ``"sync"``. If set to ``"comb"``, the port is asynchronous.
        Otherwise, the read data becomes available on the next clock cycle.
    transparent : bool
        Port transparency. If set (default), a read at an address that is also being written to in
        the same clock cycle will output the new value. Otherwise, the old value will be output
        first. This behavior only applies to ports in the same domain.
```

```
class ReadPort(Elaboratable):
    """A memory read port.
    Parameters
    memory : :class:`Memory`
                                                         sync \rightarrow 1 cycle delay
        Memory associated with the port.
                                                         \rightarrow no cycle delay
    domain : str
        Clock domain. Defaults to ``"sync"`. If set to ``"comb"``, the port is asynchronous.
        Otherwise, the read data becomes available on the next clock cycle.
    transparent : bool
        Port transparency. If set (default), a read at an address that is also being written to in
        the same clock cycle will output the new value. Otherwise, the old value will be output
        first. This behavior only applies to ports in the same domain.
```

```
class ReadPort(Elaboratable):
    """A memory read port.
    Parameters
    memory : :class:`Memory`
        Memory associated with the port.
    domain : str
        Clock domain. Defaults to ``"sync"`. If set to ``"comb"``, the port is asynchronous.
        Otherwise, the read data becomes available on the next clock cycle.
    transparent : bool
        Port transparency. If set (default), a read at an address that is also being written to in
        the same clock cycle will output the new value. Otherwise, the old value will be output
        first. This behavior only applies to ports in the same domain.
```

#### True → writing input passed to output

False → output the value that will be overwritten

```
class WritePort(Elaboratable):
    """A memory write port.

Parameters
-----
memory : :class:`Memory`
    Memory associated with the port.
domain : str
    Clock domain. Defaults to ``"sync"``. Writes have a latency of 1 clock cycle.
granularity : int
    Port granularity. Defaults to ``memory.width``. Write data is split evenly in
    ``memory.width // granularity`` chunks, which can be updated independently.
```

```
class WritePort(Elaboratable):
    """A memory write port.

Parameters
-----
memory : :class:`Memory`
    Memory associated with the port.
domain : str
    Clock domain. Defaults to ``"sync"``. Writes have a latency of 1 clock cycle.
granularity : int
    Port granularity. Defaults to ``memory.width``. Write data is split evenly in
    ``memory.width // granularity`` chunks, which can be updated independently.
```

```
class WritePort(Elaboratable):
    """A memory write port.
    Parameters
   memory : :class:`Memory`
        Memory associated with the port.
    domain : str
       Clock domain. Defaults to ``"sync"``. Writes have a latency of 1 clock cycle.
    granularity : int
        Port granularity. Defaults to ``memory.width``. Write data is split evenly in
        ``memory.width // granularity`` chunks, which can be updated independently.
              Default : write whole line or "storage element"
              For byte-level write, granularity=8
```

wrport.data.eq(self.dat\_w),

wrport.en.eq(self.we),

return m

26

27

```
from amaranth import
                                                                      1 v if __name__ == '__main__':
                                                                               width = 32
                                                                      2
                                                                      3
                                                                               depth_bits = 3
                                                                               dut = TestMemory(width=width, depth_bits=depth_bits)
     class TestMemory(Elaboratable):
         def __init__(self, width=8, depth_bits=4):
                                                                               from amaranth.sim import Simulator
             self.addr_bits = depth_bits
 5
                                                                      6 ~
 6
                                                                               import numpy as np
             self.adr = Signal(self.addr_bits)
                                                                      8
             self.dat_r = Signal(width)
8
                                                                               def test_case(dut, adr, dat_w, we):
                                                                      9 ~
             self.dat_w = Signal(width)
                                                                                   yield dut.adr.eq(adr)
                                                                     10
10
             self.we = Signal(1)
                                                                     11
                                                                                   yield dut.dat_w.eq(dat_w)
11
                                                                     12
                                                                                   yield dut.we.eq(we)
12
             self.mem = Memory(width=width, depth=2 ** depth_bits)
                                                                     13
                                                                                   vield
13
                                                                     14
14
         def elaborate(self, platform):
                                                                     15 🗸
                                                                               def bench():
15
             m = Module()
                                                                     16 V
                                                                                   for i in range(2 * (2 ** depth_bits)):
                                                                                       rdm = int(np.random.randint(low=0, high=0xffff, size=1))
16
                                                                     17
17
             m.submodules.rdport = rdport = self.mem.read_port()
                                                                                       yield from test_case(dut, adr=i % (2 ** depth_bits), dat_w=rdm,
                                                                     18
             m.submodules.wrport = wrport = self.mem.write_port()
18
                                                                                       we=i < 2 ** depth_bits)
                                                                                   for i in range(2 ** depth_bits):
19
                                                                     19 V
20
             # NOTE address alias for write & read
                                                                                       data = yield dut.mem._array._inner[i]
                                                                     20
21
             # NOTE 1 cycle delay for read, 1 cycle delay for write 21
                                                                                       print(data)
22
             m.d.comb += [
23
                 rdport.addr.eq(self.adr),
24
                 self.dat_r.eq(rdport.data),
                 wrport.addr.eq(self.adr),
25
```

wrport.data.eq(self.dat\_w),

wrport.en.eq(self.we),

return m

26

27

```
from amaranth import
                                                                      1 v if __name__ == '__main__':
                                                                      2
                                                                               width = 32
                                                                      3
                                                                               depth_bits = 3
                                                                               dut = TestMemory(width=width, depth_bits=depth_bits)
     class TestMemory(Elaboratable):
         def __init__(self, width=8, depth_bits=4):
                                                                               from amaranth.sim import Simulator
             self.addr_bits = depth_bits
 5
                                                                      6 ~
 6
                                                                               import numpy as np
             self.adr = Signal(self.addr_bits)
                                                                      8
             self.dat_r = Signal(width)
8
                                                                               def test_case(dut, adr, dat_w, we):
                                                                      9 ~
             self.dat_w = Signal(width)
                                                                                   yield dut.adr.eq(adr)
                                                                     10
10
             self.we = Signal(1)
                                                                     11
                                                                                   yield dut.dat_w.eq(dat_w)
11
                                                                     12
                                                                                   yield dut.we.eq(we)
12
             self.mem = Memory(width=width, depth=2 ** depth_bits)
                                                                     13
                                                                                   vield
13
                                                                     14
14
         def elaborate(self, platform):
                                                                     15 🗸
                                                                               def bench():
15
             m = Module()
                                                                     16 V
                                                                                   for i in range(2 * (2 ** depth_bits)):
                                                                                       rdm = int(np.random.randint(low=0, high=0xffff, size=1))
16
                                                                     17
17
             m.submodules.rdport = rdport = self.mem.read_port()
                                                                                       yield from test_case(dut, adr=i % (2 ** depth_bits), dat_w=rdm,
                                                                     18
             m.submodules.wrport = wrport = self.mem.write_port()
18
                                                                                       we=i < 2 ** depth_bits)
                                                                                   for i in range(2 ** depth_bits):
19
                                                                     19 V
20
             # NOTE address alias for write & read
                                                                                       data = yield dut.mem._array._inner[i]
21
             # NOTE 1 cycle delay for read, 1 cycle delay for write 21
                                                                                       print(data)
22
             m.d.comb += [
23
                 rdport.addr.eq(self.adr),
24
                 self.dat_r.eq(rdport.data),
                 wrport.addr.eq(self.adr),
25
```

wrport.data.eq(self.dat\_w),

wrport.en.eq(self.we),

return m

26

27

```
from amaranth import
                                                                      1 v if __name__ == '__main__':
                                                                      2
                                                                              width = 32
                                                                      3
                                                                              depth_bits = 3
                                                                              dut = TestMemory(width=width, depth_bits=depth_bits)
     class TestMemory(Elaboratable):
         def __init__(self, width=8, depth_bits=4):
                                                                               from amaranth.sim import Simulator
             self.addr_bits = depth_bits
 5
                                                                      6 ~
 6
                                                                              import numpy as np
             self.adr = Signal(self.addr_bits)
                                                                      8
             self.dat_r = Signal(width)
8
                                                                              def test_case(dut, adr, dat_w, we):
                                                                      9 ~
             self.dat_w = Signal(width)
                                                                                  yield dut.adr.eq(adr)
                                                                     10
10
             self.we = Signal(1)
                                                                     11
                                                                                  yield dut.dat_w.eq(dat_w)
11
                                                                     12
                                                                                  yield dut.we.eq(we)
12
             self.mem = Memory(width=width, depth=2 ** depth_bits)
                                                                     13
                                                                                  vield
13
                                                                     14
14
         def elaborate(self, platform):
                                                                     15 V
                                                                              def bench():
15
             m = Module()
                                                                     16 V
                                                                                  for i in range(2 * (2 ** depth_bits)):
                                        Single-port memory
                                                                     17
                                                                                       rdm = int(np.random.randint(low=0, high=0xffff, size=1))
16
             m.submodules.rdport = rdport = self.mem.read_port()
17
                                                                                      yield from test_case(dut, adr=i % (2 ** depth_bits), dat_w=rdm,
                                                                     18
            m.submodules.wrport = wrport = self.mem.write_port()
18
                                                                                       we=i < 2 ** depth_bits)
                                                                                   for i in range(2 ** depth_bits):
19
                                                                     19 V
20
             # NOTE address alias for write & read
                                                                                      data = yield dut.mem._array._inner[i]
                                                                     20
21
             # NOTE 1 cycle delay for read, 1 cycle delay for write 21
                                                                                      print(data)
22
             m.d.comb += [
23
                 rdport.addr.eq(self.adr),
24
                 self.dat_r.eq(rdport.data),
                 wrport.addr.eq(self.adr),
25
```

27

28 29 30 wrport.en.eq(self.we),

return m

```
from amaranth import
                                                                      1 v if __name__ == '__main__':
                                                                               width = 32
                                                                      2
                                                                      3
                                                                               depth_bits = 3
     class TestMemory(Elaboratable):
                                                                               dut = TestMemory(width=width, depth_bits=depth_bits)
         def __init__(self, width=8, depth_bits=4):
                                                                               from amaranth.sim import Simulator
             self.addr_bits = depth_bits
 5
                                                                      6 ~
 6
                                                                               import numpy as np
             self.adr = Signal(self.addr_bits)
                                                                      8
             self.dat_r = Signal(width)
8
                                                                               def test_case(dut, adr, dat_w, we):
                                                                      9 🗸
             self.dat_w = Signal(width)
                                                                                   yield dut.adr.eq(adr)
                                                                     10
10
             self.we = Signal(1)
                                                                     11
                                                                                   yield dut.dat_w.eq(dat_w)
11
                                                                     12
                                                                                   yield dut.we.eq(we)
12
             self.mem = Memory(width=width, depth=2 ** depth_bits)
                                                                     13
                                                                                   vield
13
                                                                     14
14
         def elaborate(self, platform):
                                                                     15 🗸
                                                                               def bench():
15
             m = Module()
                                                                     16 V
                                                                                   for i in range(2 * (2 ** depth_bits)):
                                                                                       rdm = int(np.random.randint(low=0, high=0xffff, size=1))
16
                                                                     17
17
             m.submodules.rdport = rdport = self.mem.read_port()
                                                                                       yield from test_case(dut, adr=i % (2 ** depth_bits), dat_w=rdm,
                                                                     18
             m.submodules.wrport = wrport = self.mem.write_port()
18
                                                                                       we=i < 2 ** depth_bits)
                                                                                   for i in range(2 ** depth_bits):
19
                                                                     19 V
20
             # NOTE address alias for write & read
                                                                                       data = yield dut.mem._array._inner[i]
21
             # NOTE 1 cycle delay for read, 1 cycle delay for write 21
                                                                                       print(data)
22
             m.d.comb += [
23
                 rdport.addr.eq(self.adr),
                self.dat_r.eq(rdport.data),
                                               read
24
                 wrport.addr.eq(self.adr),
25
                                                write
26
                 wrport.data.eq(self.dat_w),
```

wrport.data.eq(self.dat\_w),

wrport.en.eq(self.we),

return m

26

27

```
from amaranth import
                                                                      1 v if __name__ == '__main__':
                                                                      2
                                                                               width = 32
                                                                               depth bits = 3
                                                                      3
     class TestMemory(Elaboratable):
                                                                              dut = TestMemory(width=width, depth_bits=depth_bits)
         def __init__(self, width=8, depth_bits=4):
                                                                               from amaranth.sim import Simulator
             self.addr_bits = depth_bits
 5
                                                                      6 ~
 6
                                                                               import numpy as np
             self.adr = Signal(self.addr_bits)
                                                                      8
             self.dat_r = Signal(width)
8
                                                                               def test_case(dut, adr, dat_w, we):
                                                                      9 🗸
             self.dat_w = Signal(width)
                                                                                   yield dut.adr.eq(adr)
                                                                     10
10
             self.we = Signal(1)
                                                                     11
                                                                                   yield dut.dat_w.eq(dat_w)
11
                                                                     12
                                                                                  yield dut.we.eq(we)
12
             self.mem = Memory(width=width, depth=2 ** depth_bits)
                                                                     13
                                                                                   vield
13
                                                                                                                     Write then read
                                                                     14
14
         def elaborate(self, platform):
                                                                     15 🗸
                                                                              def bench():
15
             m = Module()
                                                                     16 V
                                                                                   for i in range(2 * (2 ** depth_bits)):
                                                                                       rdm = int(np.random.randint(low=0, high=0xffff, size=1))
16
                                                                     17
17
             m.submodules.rdport = rdport = self.mem.read_port()
                                                                                      yield from test_case(dut, adr=i % (2 ** depth_bits), dat_w=rdm
                                                                     18
             m.submodules.wrport = wrport = self.mem.write_port()
18
                                                                                       we=i < 2 ** depth_bits)
                                                                                   for i in range(2 ** deptn_bits):
19
                                                                     19 V
20
             # NOTE address alias for write & read
                                                                                       data = yield dut.mem._array._inner[i]
                                                                     20
21
             # NOTE 1 cycle delay for read, 1 cycle delay for write 21
                                                                                       print(data)
22
             m.d.comb += [
23
                 rdport.addr.eq(self.adr),
24
                 self.dat_r.eq(rdport.data),
                 wrport.addr.eq(self.adr),
25
```

wrport.data.eq(self.dat\_w),


wrport.en.eq(self.we),

return m


26

27

```
from amaranth import
                                                                      1 v if __name__ == '__main__':
                                                                               width = 32
                                                                      2
                                                                      3
                                                                               depth_bits = 3
     class TestMemory(Elaboratable):
                                                                               dut = TestMemory(width=width, depth_bits=depth_bits)
         def __init__(self, width=8, depth_bits=4):
                                                                               from amaranth.sim import Simulator
             self.addr_bits = depth_bits
 5
                                                                      6 ~
 6
                                                                               import numpy as np
             self.adr = Signal(self.addr_bits)
                                                                      8
             self.dat_r = Signal(width)
8
                                                                               def test_case(dut, adr, dat_w, we):
                                                                      9 ~
             self.dat_w = Signal(width)
                                                                                   yield dut.adr.eq(adr)
                                                                     10
10
             self.we = Signal(1)
                                                                     11
                                                                                   yield dut.dat_w.eq(dat_w)
11
                                                                     12
                                                                                  yield dut.we.eq(we)
12
             self.mem = Memory(width=width, depth=2 ** depth_bits)
                                                                     13
                                                                                   vield
13
                                                                     14
14
         def elaborate(self, platform):
                                                                     15 🗸
                                                                               def bench():
15
             m = Module()
                                                                     16 V
                                                                                   for i in range(2 * (2 ** depth_bits)):
                                                                                       rdm = int(np.random.randint(low=0, high=0xffff, size=1))
16
                                                                     17
17
             m.submodules.rdport = rdport = self.mem.read_port()
                                                                                      yield from test_case(dut, adr=i % (2 ** depth_bits), dat_w=rdm,
                                                                     18
             m.submodules.wrport = wrport = self.mem.write_port()
18
                                                                                       we=i < 2 ** depth_bits)
                                                                                   for i in range(2 ** depth_bits):
19
                                                                     19 V
                                                                                                                               Access contents
20
             # NOTE address alias for write & read
                                                                                      data = yield dut.mem._array._inner[i]
                                                                     20
21
             # NOTE 1 cycle delay for read, 1 cycle delay for write 21
                                                                                      print(data)
22
             m.d.comb += [
23
                 rdport.addr.eq(self.adr),
                 self.dat_r.eq(rdport.data),
24
                 wrport.addr.eq(self.adr),
25
```







```
initial begin
     /* Generated by Amaranth Yosys 0.25 (PyPI vel 24
     e02b7f64b) */
                                                              mem[0] = 32'd0;
                                                    25
                                                              mem[1] = 32'd0;
                                                    26
                                                              mem[2] = 32'd0;
     (* \amaranth.hierarchy = "top" *)
                                                    27
     (* top = 1 *)
                                                              mem[3] = 32'd0;
                                                    28
     (* generator = "Amaranth" *)
                                                              mem[4] = 32'd0;
                                                    29
     module top(dat_r, dat_w, we, clk, rst, adr);
                                                              mem[5] = 32'd0;
       input [2:0] adr;
                                                              mem[6] = 32'd0:
6
                                                    31
       wire [2:0] adr;
                                                              mem[7] = 32'd0;
                                                    32
       input clk;
8
                                                    33
                                                            end
       wire clk:
                                                            always @(posedge clk) begin
                                                    34
10
       output [31:0] dat_r;
                                                              if (mem_w_en)
                                                    35
       wire [31:0] dat_r;
11
                                                    36
                                                                mem[mem_w_addr] <= mem_w_data;</pre>
12
       input [31:0] dat_w;
                                                    37
                                                            end
       wire [31:0] dat_w;
13
                                                            reg [2:0] _0_;
                                                    38
       wire [2:0] mem_r_addr;
14
                                                            always @(posedge clk) begin
                                                    39
       wire [31:0] mem_r_data;
15
                                                    40
                                                              _0_ <= mem_r_addr;
       wire [2:0] mem_w_addr;
16
                                                    41
                                                            end
17
       wire [31:0] mem_w_data;
                                                    42
                                                            assign mem_r_data = mem[_0_];
       wire mem_w_en;
18
                                                    43
                                                            assign mem_w_en = we;
19
       input rst;
                                                    44
                                                            assign mem_w_data = dat_w;
20
       wire rst;
                                                    45
                                                            assign mem_w_addr = adr;
21
       input we;
                                                    46
                                                            assign dat_r = mem_r_data;
22
       wire we;
                                                    47
                                                            assign mem_r_addr = adr;
       reg [31:0] mem [7:0];
23
                                                          endmodule
```

```
initial begin
     /* Generated by Amaranth Yosys 0.25 (PyPI ver 24
     e02b7f64b) */
                                                              mem[0] = 32'd0;
                                                    25
                                                             mem[1] = 32'd0;
                                                    26
                                                             mem[2] = 32'd0;
     (* \amaranth.hierarchy = "top" *)
                                                    27
     (* top = 1 *)
                                                              mem[3] = 32'd0;
                                                    28
     (* generator = "Amaranth" *)
                                                             mem[4] = 32'd0;
                                                    29
     module top(dat_r, dat_w, we, clk, rst, adr);
                                                             mem[5] = 32'd0;
       input [2:0] adr;
                                                             mem[6] = 32'd0:
6
                                                    31
       wire [2:0] adr;
                                                             mem[7] = 32'd0;
                                                    32
       input clk;
8
                                                    33
                                                            end
       wire clk:
                                                            always @(posedge clk) begin
                                                    34
       output [31:0] dat_r;
10
                                                              if (mem_w_en)
                                                    35
       wire [31:0] dat_r;
11
                                                    36
                                                                mem[mem_w_addr] <= mem_w_data;</pre>
12
       input [31:0] dat_w;
                                                    37
                                                            end
       wire [31:0] dat_w;
13
                                                            reg [2:0] _0_;
                                                    38
       wire [2:0] mem_r_addr;
14
                                                            always @(posedge clk) begin
                                                    39
       wire [31:0] mem_r_data;
15
                                                    40
                                                              _0_ <= mem_r_addr;
       wire [2:0] mem_w_addr;
16
                                                    41
                                                            end
17
       wire [31:0] mem_w_data;
                                                    42
                                                            assign mem_r_data = mem[_0_];
       wire mem_w_en;
18
                                                    43
                                                            assign mem_w_en = we;
19
       input rst;
                                                    44
                                                            assign mem_w_data = dat_w;
20
       wire rst;
                                                    45
                                                            assign mem_w_addr = adr;
21
       input we;
                                                    46
                                                            assign dat_r = mem_r_data;
                      Mapped to 2D register
22
       wire we;
                                                    47
                                                            assign mem_r_addr = adr;
       reg [31:0] mem [7:0];
23
                                                          endmodule
```

```
initial begin
     /* Generated by Amaranth Yosys 0.25 (PyPI ver 24
     e02b7f64b) */
                                                             mem[0] = 32'd0;
                                                    25
                                                             mem[1] = 32'd0;
                                                    26
                                                             mem[2] = 32'd0;
     (* \amaranth.hierarchy = "top" *)
                                                    27
     (* top = 1 *)
                                                             mem[3] = 32'd0;
                                                    28
     (* generator = "Amaranth" *)
                                                             mem[4] = 32'd0;
                                                    29
     module top(dat_r, dat_w, we, clk, rst, adr);
                                                             mem[5] = 32'd0;
       input [2:0] adr;
                                                             mem[6] = 32'd0:
                                                    31
       wire [2:0] adr;
                                                             mem[7] = 32'd0;
                                                    32
       input clk;
8
                                                    33
                                                            end
       wire clk:
                                                            always @(posedge clk) begin
                                                    34
10
       output [31:0] dat_r;
                                                              if (mem_w_en)
                                                    35
       wire [31:0] dat_r;
11
                                                    36
                                                                mem[mem_w_addr] <= mem_w_data;</pre>
12
       input [31:0] dat_w;
                                                    37
                                                           end
       wire [31:0] dat_w;
13
                                                            reg [2:0] _0_;
                                                    38
       wire [2:0] mem_r_addr;
14
                                                            always @(posedge clk) begin
                                                    39
       wire [31:0] mem_r_data;
15
                                                    40
                                                              _0_ <= mem_r_addr;
       wire [2:0] mem_w_addr;
16
                                                    41
                                                            end
17
       wire [31:0] mem_w_data;
                                                    42
                                                            assign mem_r_data = mem[_0_];
       wire mem_w_en;
18
                                                    43
                                                            assign mem_w_en = we;
19
       input rst;
                                                    44
                                                            assign mem_w_data = dat_w;
                     rst is not used
20
       wire rst;
                                                    45
                                                            assign mem_w_addr = adr;
21
       input we;
                      Memory is not reset
                                                    46
                                                            assign dat_r = mem_r_data;
22
       wire we;
                                                    47
                                                            assign mem_r_addr = adr;
       reg [31:0] mem [7:0];
23
                                                          endmodule
```

#### **Q&A on Memory**

#### **FIFO**

- SyncFIFO, SyncFIFOBuffered
- AsyncFIFO, AsyncFIFOBuffered
  - For CDC(Clock Domain Crossing)
- Use Memory as construct

#### **FIFO**

```
class FIFOInterface:
   _doc_template = """
   {description}

Parameters
   _____
width : int
    Bit width of data entries.
depth : int
    Depth of the queue. If zero, the FIFO cannot be read from or written to.
{parameters}
```

```
Attributes
{attributes}
w_data : Signal(width), in
   Input data.
w_rdy : Signal(1), out
    Asserted if there is space in the queue, i.e. ``w_en`` can be asserted to write
    a new entry.
w_en : Signal(1), in
    Write strobe. Latches ``w_data`` into the queue. Does nothing if ``w_rdy`` is not asserted.
w_level : Signal(range(depth + 1)), out
    Number of unread entries.
{w attributes}
r_data : Signal(width), out
   Output data. {r_data_valid}
r_rdy : Signal(1), out
    Asserted if there is an entry in the queue, i.e. ``r_en`` can be asserted to read
    an existing entry.
r_en : Signal(1), in
    Read strobe. Makes the next entry (if any) available on ``r_data`` at the next cycle.
   Does nothing if ``r_rdy`` is not asserted.
r_level : Signal(range(depth + 1)), out
    Number of unread entries.
{r_attributes}
0.00
```

#### **FIFO**

```
class FIFOInterface:
    _doc_template = """
    {description}

Parameters
-----
width : int
    Bit width of data entries.
depth : int
    Depth of the queue. If zero, the FIFO cannot be read from or written to.
{parameters}
```

#### Same as Memory

```
Attributes
{attributes}
w_data : Signal(width), in
    Input data.
w_rdy : Signal(1), out
    Asserted if there is space in the queue, i.e. ``w_en`` can be asserted to write
    a new entry.
w_en : Signal(1), in
    Write strobe. Latches ``w_data`` into the queue. Does nothing if ``w_rdy`` is not asserted.
w_level : Signal(range(depth + 1)), out
    Number of unread entries.
{w attributes}
r_data : Signal(width), out
    Output data. {r_data_valid}
r_rdy : Signal(1), out
    Asserted if there is an entry in the queue, i.e. ``r_en`` can be asserted to read
    an existing entry.
r_en : Signal(1), in
    Read strobe. Makes the next entry (if any) available on ``r_data`` at the next cycle.
   Does nothing if ``r_rdy`` is not asserted.
r_level : Signal(range(depth + 1)), out
    Number of unread entries.
{r_attributes}
0.00
```

```
class FIFOInterface:
    _doc_template = """
    {description}

Parameters
-----
width : int
    Bit width of data entries.
depth : int
    Depth of the queue. If zero, the FIFO cannot be read from or written to.
{parameters}
```

#### Read

```
Attributes
{attributes}
w_data : Signal(width), in
    Input data.
w_rdy : Signal(1), out
    Asserted if there is space in the queue, i.e. ``w_en`` can be asserted to write
w_en : Signal(1), in
    Write strobe. Latches ``w_data`` into the queue. Does nothing if ``w_rdy`` is not asserted.
w_level : Signal(range(depth + 1)), out
    Number of unread entries.
{w_attributes}
r_data : Signal(width), out
    Output data. {r_data_valid}
r_rdy : Signal(1), out
    Asserted if there is an entry in the queue, i.e. ``r_en`` can be asserted to read
    an existing entry.
r_en : Signal(1), in
    Read strobe. Makes the next entry (if any) available on ``r_data`` at the next cycle.
    Does nothing if ``r_rdy`` is not asserted.
r_level : Signal(range(depth + 1)), out
    Number of unread entries.
 {r_attributes}
```

```
Attributes
class FIFOInterface:
                                                                                    {attributes}
   _doc_template = """
                                                                                    w_data : Signal(width), in
   {description}
                                                                                        Input data.
                                                                                    w_rdy : Signal(1), out
   Parameters
                                                                                        Asserted if there is space in the queue, i.e. ``w_en`` can be asserted to write
                                                                                        a new entry.
   width : int
                                                                     enqueue w_en : Signal(1), in
       Bit width of data entries.
                                                                                        Write strobe. Latches ``w_data`` into the queue. Does nothing if ``w_rdy`` is not asserted.
   depth : int
                                                                                    w_level : Signal(range(depth + 1)), out
       Depth of the queue. If zero, the FIFO cannot be read from or written to.
                                                                                        Number of unread entries.
   {parameters}
                                                                                    {w_attributes}
                                                                                    r_data : Signal(width), out
                                                                                        Output data. {r_data_valid}
                                                                                    r_rdy : Signal(1), out
                                                                                        Asserted if there is an entry in the queue, i.e. ``r_en`` can be asserted to read
                                                                                        an existing entry.
                                                                    dequeue r_en: Signal(1), in
                                                                                        Read strobe. Makes the next entry (if any) available on ``r_data`` at the next cycle.
                                                                                        Does nothing if ``r_rdy`` is not asserted.
                                                                                    r_level : Signal(range(depth + 1)), out
                                                                                        Number of unread entries.
```

{r\_attributes}

0.00

```
class FIFOInterface:
    _doc_template = """
    {description}

Parameters
-----
width : int
    Bit width of data entries.
depth : int
    Depth of the queue. If zero, the FIFO cannot be read from or written to.
{parameters}
```

```
Attributes
{attributes}
w_data : Signal(width), in
   Input data.
w_rdy : Signal(1), out
   Asserted if there is space in the queue, i.e. ``w_en`` can be asserted to write
   a new entry.
w_en : Signal(1), in
   Write strobe. Latches ``w_data`` into the queue. Does nothing if ``w_rdy`` is not asserted.
w_level : Signal(range(depth + 1)), out
   Number of unread entries.
                                             Number of elements
{w_attributes}
r_data : Signal(width), out
                                             [0, depth] both inclusive
   Output data. {r_data_valid}
r_rdy : Signal(1), out
   Asserted if there is an entry in the queue, i.e. ``r_en`` can be asserted to read
   an existing entry.
r_en : Signal(1), in
    Read strobe. Makes the next entry (if any) available on ``r_data`` at the next cycle.
   Does nothing if ``r_rdy`` is not asserted.
r_level : Signal(range(depth + 1)), out
   Number of unread entries.
{r_attributes}
0.00
```

```
class SyncFIFO(Elaboratable, FIFOInterface):
    __doc__ = FIF0Interface._doc_template.format(
    description="""
    Synchronous first in, first out queue.
    Read and write interfaces are accessed from the same clock domain. If different clock domains
    are needed, use :class: `AsyncFIFO`.
    """.strip(),
    parameters="""
    fwft : bool
        First-word fallthrough. If set, when the queue is empty and an entry is written into it,
        that entry becomes available on the output on the same clock cycle. Otherwise, it is
        necessary to assert ``r_en`` for ``r_data`` to become valid.
    """.strip(),
    r_data_valid="For FWFT queues, valid if ``r_rdy`` is asserted. "
                 "For non-FWFT queues, valid on the next cycle after ``r_rdy`` and ``r_en`` have been asserted.",
    attributes="""
   level : Signal(range(depth + 1)), out
        Number of unread entries. This level is the same between read and write for synchronous FIFOs.
    """.strip(),
    r_attributes="",
    w attributes="")
```

```
class SyncFIFO(Elaboratable, FIFOInterface):
                         __doc__ = FIFOInterface._doc_template.format(
                         description="""
                         Synchronous first in, first out queue.
                         Read and write interfaces are accessed from the same clock domain. If different clock domains
                         are needed, use :class: `AsyncFIFO`.
                         """.strip(),
                         parameters="""
                         fwft : bool
Empty & enqueue
                             First-word fallthrough. If set, when the queue is empty and an entry is written into it,
\rightarrow ready on r data
                             that entry becomes available on the output on the same clock cycle. Otherwise, it is
                             necessary to assert ``r_en`` for ``r_data`` to become valid.
(True by default)
                         """.strip(),
                         r_data_valid="For FWFT queues, valid if ``r_rdy`` is asserted. "
                                      "For non-FWFT queues, valid on the next cycle after ``r_rdy`` and ``r_en`` have been asserted.",
                          attributes="""
                         level : Signal(range(depth + 1)), out
                             Number of unread entries. This level is the same between read and write for synchronous FIFOs.
                         """.strip(),
                         r_attributes="",
                         w attributes="")
```


**Async read by default** 


```
class SyncFIFOBuffered(Elaboratable, FIFOInterface):
    __doc__ = FIFOInterface._doc_template.format(
    description="""
    Buffered synchronous first in, first out queue.
    This queue's interface is identical to :class:`SyncFIFO` configured as ``fwft=True``, but it
    does not use asynchronous memory reads, which are incompatible with FPGA block RAMs.
    In exchange, the latency between an entry being written to an empty queue and that entry
    becoming available on the output is increased by one cycle compared to :class:`SyncFIFO`.
    """.strip(),
    parameters="""
    fwft : bool
       Always set.
    """.strip(),
    attributes="""
   level : Signal(range(depth + 1)), out
       Number of unread entries. This level is the same between read and write for synchronous FIFOs.
    """.strip(),
    r_data_valid="Valid if ``r_rdy`` is asserted.",
    r_attributes="",
    w_attributes="")
```


```
def elaborate(self, platform):
     from amaranth import &
                                                                      18
     from amaranth.lib.fifo import SyncFIFOBuffered
                                                                                    m = Module()
                                                                      19
1
 2
                                                                      20
                                                                                    m.submodules.pipe = pipe = self.pipe
                                                                      21
3
     class TestFIFO(Elaboratable):
                                                                      22
         def __init__(self, width, depth):
                                                                                    m.d.comb += [
 5
                                                                      23
 6
             self.pipe = SyncFIFOBuffered(width=width, depth=depth)
                                                                      24
                                                                                        self.out_w_rdy.eq(pipe.w_rdy),
                                                                      25
                                                                                        self.out_w_level.eq(pipe.w_level),
             self.in_data = Signal(width)
                                                                                        self.out_r_rdy.eq(pipe.r_rdy),
 8
                                                                      26
             self.out_w_rdy = Signal(1)
                                                                                        self.out_r_level.eq(pipe.r_level),
                                                                      27
 9
             self.in_w_en = Signal(1)
                                                                                        self.out_data.eq(pipe.r_data),
10
                                                                      28
             self.out_w_level = Signal(range(depth + 1))
                                                                      29
11
                                                                                        pipe.w_data.eq(self.in_data),
12
                                                                      30
                                                                                        pipe.w_en.eq(self.in_w_en),
             self.out_data = Signal(width)
13
                                                                      31
                                                                                        pipe.r_en.eq(self.in_r_en),
             self.out_r_rdy = Signal(1)
14
                                                                      32
             self.in_r_en = Signal(1)
                                                                      33
15
16
             self.out_r_level = Signal(range(depth + 1))
                                                                      34
                                                                      35
                                                                                    return m
```


```
from amaranth import &
                                                                      18
                                                                                def elaborate(self, platform):
     from amaranth.lib.fifo import SyncFIFOBuffered
                                                                                    m = Module()
                                                                      19
1
 2
                                                                      20
                                                                                    m.submodules.pipe = pipe = self.pipe
                                                                      21
 3
     class TestFIFO(Elaboratable):
                                                                      22
                                                                                    m.d.comb += [
         def __init__(self, width, depth):
 5
                                                                      23
                                                                                        self.out_w_rdy.eq(pipe.w_rdy),
 6
             self.pipe = SyncFIFOBuffered(width=width, depth=depth)
                                                                      24
                                                                      25
                                                                                        self.out_w_level.eq(pipe.w_level),
             self.in_data = Signal(width)
                                                                                        self.out_r_rdy.eq(pipe.r_rdy),
                                                                      26
 8
             self.out_w_rdy = Signal(1)
                                                                                        self.out_r_level.eq(pipe.r_level),
                                                                      27
 9
             self.in_w_en = Signal(1)
                                                                                        self.out_data.eq(pipe.r_data),
10
                                                                      28
             self.out_w_level = Signal(range(depth + 1))
                                                                      29
11
                                                                                        pipe.w_data.eq(self.in_data),
12
                                                                      30
                                                                                        pipe.w_en.eq(self.in_w_en),
             self.out_data = Signal(width)
13
                                                                      31
                                                                                        pipe.r_en.eq(self.in_r_en),
             self.out_r_rdy = Signal(1)
14
                                                                      32
             self.in_r_en = Signal(1)
                                                                      33
15
16
             self.out_r_level = Signal(range(depth + 1))
                                                                      34
                                                                      35
                                                                                    return m
```


```
__name__ == '__main__':
         width = 8
         # NOTE fifo of with depth `n`, write `n` and read `n`
         \# n = 2 --> FAIL
         # n > 2 --> PASS
         depth = 3
         dut = TestFIFO(width=width, depth=depth)
 8
         from amaranth.sim import Simulator
10
11 ~
         def test_case(dut, in_data, in_w_en, in_r_en):
             yield dut.in_data.eq(in_data)
12
13
             yield dut.in_w_en.eq(in_w_en)
14
             yield dut.in_r_en.eq(in_r_en)
15
             yield
16
17 V
         def bench():
18
             # write fully
19 ~
             for i in range(depth):
20
                 yield from test_case(dut, 16-i, 1, in_r_en=0)
             # read fully
21
22 ~
             for i in range(depth):
23
                 yield from test_case(dut, 0, 0, 1)
24
             # write fully + 1
25
             for i in range(depth+1):
26 V
                 yield from test_case(dut, 16-i, 1, in_r_en=0)
28
             # read fully + 1
             for i in range(depth+1):
29 ~
                 yield from test_case(dut, 0, 0, 1)
30
```



















# Q&A on FIFO


Finite State Machine

- Consider 2-floor elevator
  - Red light if ground floor
  - Green light if first floor







```
from amaranth import *
                                                                  def elaborate(self, platform):
                                                         18
     from enum import Enum
                                                         19
                                                                       m = Module()
                                                         20
3
                                                         21
                                                                      with m.FSM(reset="Ground"):
     class ElevatorInputSignal(Enum):
                                                                           with m.State("Ground"):
                                                         22
         DOWN = 0
                                                                               m.d.comb += [
                                                         23
         UP = 1
 6
                                                                                   self.out_red.eq(1),
                                                         24
                                                         25
                                                                                   self.out_green.eq(0),
                                                         26
     class Elevator(Elaboratable):
9
                                                                               with m.If(self.in_signal == ElevatorInputSignal.UP):
                                                         27
         def __init__(self):
10
                                                                                   m.next = "First"
                                                         28
             self.in_signal = Signal(1)
11
                                                                           with m.State("First"):
                                                         29
12
                                                         30
                                                                               m.d.comb += [
13
             self.out_red = Signal(1)
                                                         31
                                                                                   self.out_red.eq(0),
             self.out_green = Signal(1)
14
                                                         32
                                                                                   self.out_green.eq(1),
15
                                                         33
             self.in_rst = Signal(1, reset_less=True)
16
                                                         34
                                                                               with m.If(self.in_signal == ElevatorInputSignal.DOWN):
                                                         35
                                                                                   m.next = "Ground"
                                                         36
                                                         37
                                                                      return m
```




```
from amaranth import *
                                                                 def elaborate(self, platform):
                                                       18
     from enum import Enum
                                                                     m = Module()
                                                       19
                                                       20
3
                                                       21
                                                                     with m.FSM(reset="Ground"):
                                                                                                    Define FSM
     class ElevatorInputSignal(Enum):
                                                                         with m.State("Ground"):
                                                       22
                                                                                                    NOTE no need to define
         DOWN = 0
                                                                             m.d.comb += [
                                                       23
         UP = 1
 6
                                                                                 self.out_red.eq(1), Signal for state
                                                       24
                                                                                 self.out_green.eq(0),
                                                       25
                                                       26
     class Elevator(Elaboratable):
9
                                                       27
                                                                             with m.If(self.in_signal == ElevatorInputSignal.UP):
         def __init__(self):
10
                                                                                 m.next = "First"
                                                       28
             self.in_signal = Signal(1)
11
                                                                         with m.State("First"):
                                                       29
12
                                                       30
                                                                             m.d.comb += [
13
             self.out_red = Signal(1)
                                                       31
                                                                                 self.out_red.eq(0),
             self.out_green = Signal(1)
14
                                                       32
                                                                                 self.out_green.eq(1),
15
                                                       33
             self.in_rst = Signal(1, reset_less=True)
16
                                                       34
                                                                             with m.If(self.in_signal == ElevatorInputSignal.DOWN):
                                                       35
                                                                                 m.next = "Ground"
                                                       36
                                                       37
                                                                     return m
```



```
from amaranth import *
                                                                  def elaborate(self, platform):
                                                        18
     from enum import Enum
                                                        19
                                                                      m = Module()
                                                        20
3
                                                        21
                                                                      with m.FSM(reset="Ground"):
     class ElevatorInputSignal(Enum):
                                                        22
                                                                          with m.State("Ground"):
         DOWN = 0
                                                        23
                                                                              m.d.comb +=
                                                                                                           Describe each state
         UP = 1
 6
                                                                                  self.out_red.eq(1),
                                                        24
                                                        25
                                                                                  self.out_green.eq(0),
                                                        26
     class Elevator(Elaboratable):
9
                                                        27
                                                                              with m.If(self.in_signal == ElevatorInputSignal.UP):
         def __init__(self):
10
                                                                                  m.next = "First"
                                                        28
             self.in_signal = Signal(1)
11
                                                                          with m.State("First"):
                                                        29
12
                                                        30
                                                                              m.d.comb += [
13
             self.out_red = Signal(1)
                                                        31
                                                                                  self.out_red.eq(0),
             self.out_green = Signal(1)
14
                                                        32
                                                                                  self.out_green.eq(1),
15
                                                        33
             self.in_rst = Signal(1, reset_less=True)
16
                                                        34
                                                                              with m.If(self.in_signal == ElevatorInputSignal.DOWN):
                                                        35
                                                                                  m.next = "Ground"
                                                        36
                                                        37
                                                                      return m
```



```
from amaranth import *
                                                                  def elaborate(self, platform):
                                                        18
     from enum import Enum
                                                        19
                                                                      m = Module()
                                                        20
3
                                                        21
                                                                      with m.FSM(reset="Ground"):
     class ElevatorInputSignal(Enum):
                                                        22
                                                                          with m.State("Ground"):
         DOWN = 0
                                                        23
                                                                              m.d.comb +=
         UP = 1
 6
                                                                                  self.out_red.eq(1),
                                                        24
                                                        25
                                                                                  self.out_green.eq(0),
                                                        26
     class Elevator(Elaboratable):
9
                                                        27
                                                                              with m.If(self.in_signal == ElevatorInputSignal.UP):
         def __init__(self):
10
                                                                                  m.next = "First"
                                                        28
                                                                                                         Change state (sync)
             self.in_signal = Signal(1)
11
                                                                          with m.State("First"):
                                                        29
12
                                                                              m.d.comb += [
                                                        30
13
             self.out_red = Signal(1)
                                                        31
                                                                                  self.out_red.eq(0),
             self.out_green = Signal(1)
14
                                                        32
                                                                                  self.out_green.eq(1),
15
                                                        33
             self.in_rst = Signal(1, reset_less=True)
16
                                                        34
                                                                              with m.If(self.in_signal == ElevatorInputSignal.DOWN):
                                                        35
                                                                                  m.next = "Ground"
                                                        36
                                                        37
                                                                      return m
```



```
always @* begin
     * Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, gi
                                                                                  if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
                                                                         35
     e02b7f64b) */
                                                                         36
                                                                                  (* full_case = 32'd1 *)
                                                                                  casez (fsm_state)
                                                                         37 ~
     (* \amaranth.hierarchy = "top" *)
                                                                                    /* \amaranth.decoding = "Ground/0" */
                                                                         38
    (* top = 1 *)
                                                                         39 ∨
                                                                                    1'h0:
     (* generator = "Amaranth" *)
                                                                                       out_green = 1'h0;
                                                                         40
5 v module top(clk, rst, in_signal);
                                                                                    /* \amaranth.decoding = "First/1" */
       reg \$auto$verilog_backend.cc:2083:dump_module$2 = 0;
                                                                         42 V
                                                                                    1'h1:
       wire \$1 ;
                                                                                        out_green = 1'h1;
       wire \$3 ;
8
                                                                         44
                                                                                  endcase
       input clk;
                                                                                end
       wire clk;
10
                                                                                always @* begin
                                                                         46 V
       reg fsm_state = 1'h0;
                                                                                  if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
                                                                         47
       reg \fsm_state$next ;
                                                                         48
                                                                                  \fsm_state$next = fsm_state;
13
       input in_signal;
                                                                         49
                                                                                  (* full_case = 32'd1 *)
14
       wire in_signal;
                                                                         50 V
                                                                                  casez (fsm_state)
                                                                                    /* \amaranth.decoding = "Ground/0" */
15
       reg out_green;
                                                                         51
16
       reg out_red;
                                                                         52 V
                                                                                    1'h0:
                                                                                        casez (\$1 )
                                                                         53 V
       input rst;
                                                                         54 🗸
                                                                                          1'h1:
18
       wire rst;
                                                                                             \fsm_state$next = 1'h1;
       assign \$3 = ~in_signal;
                                                                         55
19
                                                                         56
       always @(posedge clk)
                                                                                    /* \amaranth.decoding = "First/1" */
                                                                         57
         fsm_state <= \fsm_state$next;
                                                                         58 ~
                                                                                    1'h1:
22 ~
       always @* begin
                                                                         59 V
                                                                                        casez (\$3 )
23
         if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
                                                                         60 V
                                                                                          1'h1:
24
         (* full_case = 32'd1 *)
                                                                                             \fsm_state$next = 1'h0;
                                                                         61
         casez (fsm_state)
25 ~
                                                                         62
                                                                                        endcase
26
           /* \amaranth.decoding = "Ground/0" */
                                                                         63
                                                                                  endcase
27 ~
           1'h0:
                                                                         64 V
                                                                                  casez (rst)
28
               out_red = 1'h1;
                                                                         65 V
                                                                                    1'h1:
           /* \amaranth.decoding = "First/1" */
29
                                                                         66
                                                                                        \fsm_state$next = 1'h0;
30 V
           1'h1:
                                                                         67
                                                                                  endcase
31
               out_red = 1'h0;
                                                                         68
                                                                                end
32
         endcase
                                                                                assign \$1 = in_signal;
                                                                         69
33
       end
                                                                         70
                                                                              endmodule
```

```
always @* begin
     * Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, gi
                                                                                 if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
                                                                        35
     e02b7f64b) */
                                                                        36
                                                                                 (* full_case = 32'd1 *)
                                                                        37 ~
                                                                                 casez (fsm_state)
     (* \amaranth.hierarchy = "top" *)
                                                                                   /* \amaranth.decoding = "Ground/0" */
                                                                        38
     (* top = 1 *)
                                                                        39 ~
                                                                                   1'h0:
     (* generator = "Amaranth" *)
                                                                                       out_green = 1'h0;
                                                                        40
5 v module top(clk, rst, in_signal);
                                                                                   /* \amaranth.decoding = "First/1" */
       reg \$auto$verilog_backend.cc:2083:dump_module$2 = 0;
                                                                        42 V
                                                                                   1'h1:
       wire \$1 ;
                                                                                       out_green = 1'h1;
       wire \$3 ;
8
                                                                        44
                                                                                 endcase
       input clk;
                                                                                end
       wire clk;
10
                                                                               always @* begin
                                                                        46 V
       reg fsm_state = 1'h0;
                                                                                 if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
                                                                        47
       reg \fsm_state$next ;
                                                                        48
                                                                                 \fsm_state$next = fsm_state;
13
       input in_signal;
                                                                        49
                                                                                 (* full_case = 32'd1 *)
       wire in_signal;
                                                                        50 V
                                                                                 casez (fsm_state)
                                                                                   /* \amaranth.decoding = "Ground/0" */
15
       reg out_green;
                                                                        51
16
       reg out_red;
                                                                        52 V
                                                                                   1'h0:
                                                                                       casez (\$1 )
                                                                        53 V
       input rst;
                                                                        54 ~
                                                                                         1'h1:
18
       wire rst;
                                        synchronous part
                                                                                             \fsm_state$next = 1'h1;
       assign \$3 = ~in_signal;
                                                                        55
19
                                                                        56
      always @(posedge clk)
         fsm_state <= \fsm_state$next; (others are comb.)
                                                                        57
                                                                                   /* \amaranth.decoding = "First/1" */
                                                                        58 V
                                                                                   1'h1:
22 ~
       always @* begin
                                                                        59 V
                                                                                       casez (\$3 )
23
         if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
                                                                        60 V
                                                                                         1'h1:
24
         (* full_case = 32'd1 *)
                                                                        61
                                                                                             \fsm_state$next = 1'h0;
         casez (fsm_state)
25 V
                                                                        62
                                                                                       endcase
26
           /* \amaranth.decoding = "Ground/0" */
                                                                        63
                                                                                 endcase
27 ~
           1'h0:
                                                                        64 V
                                                                                 casez (rst)
28
               out_red = 1'h1;
                                                                        65 V
                                                                                   1'h1:
           /* \amaranth.decoding = "First/1" */
29
                                                                        66
                                                                                       \fsm_state$next = 1'h0;
30 V
           1'h1:
                                                                        67
                                                                                 endcase
31
               out_red = 1'h0;
                                                                        68
                                                                                end
32
         endcase
                                                                               assign \$1 = in_signal;
                                                                        69
33
       end
                                                                        70
                                                                              endmodule
```

```
always @* begin
     * Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, gi
                                                                               if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
                                                                       35
     e02b7f64b) */
                                                                                (* full case = 32'd1 *)
                                                                       36
                                                                                casez (fsm_state)
                                                                       37 ~
     (* \amaranth.hierarchy = "top" *)
                                                                                  /* \amaranth.decoding = "Ground/0" */
                                                                       38
     (* top = 1 *)
                                                                       39 V
                                                                                  1'h0:
     (* generator = "Amaranth" *)
                                                                                                           Handle out_green
                                                                       40
                                                                                      out_green = 1'h0;
5 v module top(clk, rst, in_signal);
                                                                                  /* \amaranth.decoding = "First/1" */
       reg \$auto$verilog_backend.cc:2083:dump_module$2 = 0;
                                                                       42 V
                                                                                  1'h1:
       wire \$1 ;
                                                                                      out_green = 1'h1;
       wire \$3 ;
8
                                                                                endcase
       input clk;
                                                                              end
       wire clk;
10
                                                                       46 V
                                                                              always @* begin
11
       reg fsm_state = 1'h0;
                                                                               if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
                                                                       47
       reg \fsm_state$next ;
                                                                       48
                                                                                \fsm_state$next = fsm_state;
13
       input in_signal;
                                                                       49
                                                                                (* full_case = 32'd1 *)
       wire in_signal;
                                                                       50 V
                                                                                casez (fsm_state)
       reg out_green;
                                                                                  /* \amaranth.decoding = "Ground/0" */
15
                                                                       51
16
       reg out_red;
                                                                       52 V
                                                                                  1'h0:
                                                                       53 V
                                                                                      casez (\$1 )
       input rst;
                                                                       54 ~
                                                                                       1'h1:
18
       wire rst;
       assign \$3 = ~in_signal;
                                                                       55
                                                                                           \fsm_state$next = 1'h1;
19
                                                                       56
       always @(posedge clk)
                                                                       57
                                                                                  /* \amaranth.decoding = "First/1" */
         fsm_state <= \fsm_state$next;
                                                                       58 V
                                                                                  1'h1:
22 ~
       always @* begin
                                                                                                   Handle \fsm state$next
                                                                       59 V
                                                                                      casez (\$3 )
23
        if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
                                                                                       1'h1:
                                                                       60 V
24
        (* full_case = 32'd1 *)
                                                                                           \fsm_state$next = 1'h0;
                                                                       61
        casez (fsm_state)
25 V
                                                                       62
                                                                                      endcase
26
           /* \amaranth.decoding = "Ground/0" */
                                                                       63
                                                                                endcase
           1'h0:
                                   Handle out_red
                                                                       64 V
                                                                                casez (rst)
               out_red = 1'h1;
28
                                                                       65 V
                                                                                  1'h1:
           /* \amaranth.decoding = "First/1" */
29
                                                                       66
                                                                                      \fsm_state$next = 1'h0;
30 V
           1'h1:
                                                                       67
                                                                               endcase
               out_red = 1'h0;
31
                                                                       68
         endcase
                                                                              assign \$1 = in_signal;
                                                                       69
33
       end
                                                                            endmodule
```

# Q&A on FSM