Amaranth (2, practice)

Hardware System Design Spring, 2023


Outline

Prevent metastability

- Practice
 - Implement PE, stacked PE

Flip-Flops – Timing considerations


- ▶ Because of the construction of a flip-flop [1], the input must be held steady in a period around the rising edge of the clock.
- Setup time is the minimum amount of time the data input should be held steady before the clock event, so that the data is reliably sampled by the clock.
- ▶ **Hold time** is the minimum amount of time the data input should be held steady after the clock event, so that the data is reliably sampled by the clock.



[1] https://www.edn.com/understanding-the-basics-of-setup-and-hold-time/

Flip-Flops – Metastability


- If setup and hold time are not respected, flip-flops are subject to a problem called **metastability**
- ▶ The result is that the output may behave unpredictably, taking many times longer than normal to settle to one state or the other, or even oscillating several times before settling.



https://youtu.be/5PRuPVIjEcs


Three main reasons for metastability problem (1/3)


► An external signal (user input) is read inside the FPGA:



Three main reasons for metastability problem (1/3)

► An external signal (user input) is read inside the FPGA:






D changes during the aperture→Metastability


Three main reasons for metastability problem (2/3)

Too much logic (delay) between flip-flops (setup violation):




Three main reasons for metastability problem (2/3)

Too much logic (delay) between flip-flops (setup violation):



Three main reasons for metastability problem (3/3)

Multiple clock domains



Because clk_A and clk_B are asynchronous, A can change anytime with regards to clk_B rising edge.


fjullien/migen_litex_tutor

Who is responsible?

- You are responsible for this. Designers must prevent *timing* problems:
 - External asynchronous signals must be handled properly with **synchronizers**,
 - when using multiple clock domains, use proper clock domain crossing (CDC) circuits,
 - look at **static timing analysis** report from your synthesis tool and take care (at least evaluate) of every (most) warnings.

Synchronizer

- ▶ Use a sequence of registers in the destination clock domain to resynchronize the signal to the new clock domain.
- Allows additional time for a potentially metastable signal to resolve to a known value before the signal is used in the rest of the design.



ls (github.com)

Under MIT license


Clock Domain Crossing

Used when transferring datas (busses) across clock domain boundaries.

- Two methods:
 - Control based data synchronizers
 - FIFO based data synchronizers

Control based data synchronizers


► The enable signal is responsible to inform the receiving domain that data is stable and ready to be captured.



Control based data synchronizer has limited bandwidth.

FIFO based data synchronizers

Data is pushed into the FIFO with transmitter clock and pulled out from FIFO with receiver clock.



Static Timing Analysis

- Performed by the implementation tool
- Needs constraints (SDC files)
- Verify every path and detect potential failures at every corners
- Gives Fmax

```
Maximum possible analyzed clocks frequency
Clock Name
                              Frequency (MHz)
                Period (ns)
                                                 Edge
pll0 clkout0
                      9.806
                                    101.978
                                                 (R-R)
Geomean max period: 9.806
Launch Clock
                Capture Clock
                                 Constraint (ns)
                                                    Slack (ns)
                                                                  Edge
pll0 clkout0
                 pll0 clkout0
                                      10.000
                                                      0.194
                                                                (R-R)
```

Static Timing Analysis

```
Maximum possible analyzed clocks frequency
Clock Name
                Period (ns) Frequency (MHz)
                                            Edge
axi clk
                    15.987
                                   62.551
                                            (R-R)
mipi_pclk
                    7.077
                                  141.293
                                            (R-R)
px clk
                    12.711
                                  78.671
                                            (R-R)
```

Geomean max period: 11.288

Setup	(Max)	Clock	Relationship
1	67	-	C+ 67!

Launch Clock	Capture Clock	Constraint (ns)	Slack (ns)	Edge
axi_clk	axi_clk	12.500	-3.487	(R-R)
mipi_pclk	mipi_pclk	20.000	12.923	(R-R)
px_clk	px_clk	13.468	0.757	(R-R)
Hold (Min) Cloc	k Relationship			
Launch Clock	Capture Clock	Constraint (ns)	Slack (ns)	Edge
axi clk	axi clk	0.000	0.086	(R-R)
mipi pclk	mipi pclk	0.000	0.184	(R-R)
px_clk	px_clk	0.000	0.307	(R-R)


Outline

Prevent metastability


- Practice
 - Implement PE, stacked PE

Implement PE


- PE := Processing Element
 - Sequential FMA for V * V inner product
 - Reuse MAC of last week
- States
 - INIT
 - Wait for in_init signal
 - If in_init signal is non-0, reset MAC and next state is EXEC
 - NOTE in_init is of cnt_bits-bit
 - EXEC
 - Compute partial sum over in_init cycles
 - Then return to INIT



Implement PE




Implement PE




Implement Stacked PE

- width-bit in_a, in_b
 - Split into multiple num_bits signals
- Reuse PE and AdderTree
 - Don't forget to add on m.submodules



Implement Stacked PE



Practice

Skeleton code

https://www.notion.so/skeleton-code-91e6f0b4d8b44ab1bccb71ee4f497cf2?pvs=4

- Implement and show
 - Waveform
 - Code