

Amaranth (2, lecture)

Hardware System Design

Spring, 2023

Amaranth examples

- Assignment order
- Memory
- FIFO
- FSM

- Tutorial code

<https://www.notion.so/tutorial-code-f5ba421763394b56968822fc6af7a7f0?pvs=4>

Assignment order

Assignments to different signal bits apply independently. For example, the following two snippets are equivalent:

```
a = Signal(8)
m.d.comb += [
    a[0:4].eq(C(1, 4)),
    a[4:8].eq(C(2, 4)),
]
```

Verilog analogy
wire → assign
reg → non-blocking assignment

```
a = Signal(8)
m.d.comb += a.eq(Cat(C(1, 4), C(2, 4)))
```

Assignment order

If multiple assignments change the value of the same signal bits, the assignment that is added last determines the final value. For example, the following two snippets are equivalent:

```
b = Signal(9)
m.d.comb += [
    b[0:9].eq(Cat(C(1, 3), C(2, 3), C(3, 3))),
    b[0:6].eq(Cat(C(4, 3), C(5, 3))),
    b[3:6].eq(C(6, 3)),
]
```

In Verilog,
undefined (possibly Z)

```
b = Signal(9)
m.d.comb += b.eq(Cat(C(4, 3), C(6, 3), C(3, 3)))
```


Assignment order

```
1  ✓ class DupSync(Elaboratable):
2  ✓     def __init__(self, ):
3
4         self.cnt = Signal(4)
5         self.cnt_ovf = Signal(1)
6
7         self.in_halt = Signal(1)
8         self.in_rst = Signal(1)
9
10  ✓     def elaborate(self, platform):
11         m = Module()
12
13  ✓         m.d.sync += [
14             Cat(self.cnt, self.cnt_ovf).eq(self.cnt + 1),
15         ]
16
17  ✓         with m.If(self.in_halt):
18  ✓             m.d.sync += [
19                 self.cnt.eq(self.cnt),
20                 self.cnt_ovf.eq(self.cnt_ovf),
21             ]
22         return m
```


Assignment order

```
1  class DupComb(Elaboratable):
2      def __init__(self, ):
3
4          self.cnt = Signal(4)
5          self.cnt_ovf = Signal(1)
6          self.cnt_next = Signal(5)
7
8          self.in_halt = Signal(1)
9          self.in_rst = Signal(1)
10
11     def elaborate(self, platform):
12         m = Module()
13
14         m.d.sync += [
15             Cat(self.cnt, self.cnt_ovf).eq(self.cnt_next),
16         ]
17
18         m.d.comb += [
19             self.cnt_next.eq(self.cnt + 1),
20         ]
21
22         with m.If(self.in_halt):
23             m.d.comb += [
24                 self.cnt_next.eq(self.cnt_next),
25             ]
26         return m
```

Assignment order



Assignment order



Assignment order

```
1  (* \amaranth.hierarchy = "top" *)
2  (* top = 1 *)
3  (* generator = "Amaranth" *)
4  module top(clk, rst, in_halt);
5      reg \${auto$verilog_backend.cc:2083:dump_module$3} = 0;
6      wire [4:0] \${1} ;
7      input clk;
8      wire clk;
9      reg [3:0] cnt = 4'h0;
10     reg [3:0] \cnt$next ;
11     reg cnt_ovf = 1'h0;
12     reg \cnt_ovf$next ;
13     input in_halt;
14     wire in_halt;
15     input rst;
16     wire rst;
17     assign \${1} = cnt + 1'h1;
18     always @(posedge clk)
19         cnt <= \cnt$next ;
20     always @(posedge clk)
21         cnt_ovf <= \cnt_ovf$next ;
```

```
22     always @* begin
23         if (\${auto$verilog_backend.cc:2083:dump_module$3} ) begin end
24         { \cnt_ovf$next , \cnt$next } = \${1} ;
25         casez (in_halt)
26             1'h1:
27                 begin
28                     \cnt$next = cnt;
29                     \cnt_ovf$next = cnt_ovf;
30                 end
31         endcase
32         casez (rst)
33             1'h1:
34                 begin
35                     \cnt$next = 4'h0;
36                     \cnt_ovf$next = 1'h0;
37                 end
38         endcase
39     end
40 endmodule
```

Assignment order

```
1  (* \amaranth.hierarchy = "top" *)
2  (* top = 1 *)
3  (* generator = "Amaranth" *)
4  module top(clk, rst, in_halt);
5      reg \${auto$verilog_backend.cc:2083:dump_module$3} = 0;
6      wire [4:0] \$1 ;
7      input clk;
8      wire clk;
9      reg [3:0] cnt = 4'h0;
10     reg [3:0] \cnt$next ;
11     reg cnt_ovf = 1'h0;
12     reg \cnt_ovf$next ;
13     input in_halt;
14     wire in_halt;
15     input rst;
16     wire rst;
17     assign \$1 = cnt + 1'h1;
18     always @(posedge clk)
19         cnt <= \cnt$next ;
20     always @(posedge clk)
21         cnt_ovf <= \cnt_ovf$next ;
```

Auto-generated
temporary registers

```
22     always @* begin
23         if (\${auto$verilog_backend.cc:2083:dump_module$3} ) begin end
24         { \cnt_ovf$next , \cnt$next } = \$1 ;
25         casez (in_halt)
26             1'h1:
27                 begin
28                     \cnt$next = cnt;
29                     \cnt_ovf$next = cnt_ovf;
30                 end
31         endcase
32         casez (rst)
33             1'h1:
34                 begin
35                     \cnt$next = 4'h0;
36                     \cnt_ovf$next = 1'h0;
37                 end
38         endcase
39     end
40 endmodule
```

Blocking assignment
→ rst overrides in_halt

Q&A on assignment order

Memory

- Memory implementation
 - Verilog → follow guideline & implement your own
 - Amaranth → battery included
- Hardware memory is usually single-port (seldom dual-port)
 - **reg [31:0] example[0:8191]** is not
 - If your Verilog code use multiple ports
 - memory cannot be mapped to BRAM (physical memory construct)
 - This convention is error-prone
 - Much better to abstract memory!

Memory

```
class Memory:
    """A word addressable storage.

    Parameters
    -----
    width : int
        Access granularity. Each storage element of this memory is ``width`` bits in size.
    depth : int
        Word count. This memory contains ``depth`` storage elements.
    init : list of int
        Initial values. At power on, each storage element in this memory is initialized to
        the corresponding element of ``init``, if any, or to zero otherwise.
        Uninitialized memories are not currently supported.
    name : str
        Name hint for this memory. If ``None`` (default) the name is inferred from the variable
        name this ``Signal`` is assigned to.
    attrs : dict
        Dictionary of synthesis attributes.
```

Memory

```
class Memory:
    """A word addressable storage.

    Parameters
    -----
    width : int
        Access granularity. Each storage element of this memory is ``width`` bits in size.
    depth : int
        Word count. This memory contains ``depth`` storage elements.
    init : list of int
        Initial values. At power on, each storage element in this memory is initialized to
        the corresponding element of ``init``, if any, or to zero otherwise.
        Uninitialized memories are not currently supported.
    name : str
        Name hint for this memory. If ``None`` (default) the name is inferred from the variable
        name this ``Signal`` is assigned to.
    attrs : dict
        Dictionary of synthesis attributes.
```

Memory size =
width (bits) * depth
line * number of lines

Memory

```
class ReadPort(Elaboratable):
    """A memory read port.

    Parameters
    -----
    memory : :class:`Memory`
        Memory associated with the port.
    domain : str
        Clock domain. Defaults to ``"sync"``. If set to ``"comb"``, the port is asynchronous.
        Otherwise, the read data becomes available on the next clock cycle.
    transparent : bool
        Port transparency. If set (default), a read at an address that is also being written to in
        the same clock cycle will output the new value. Otherwise, the old value will be output
        first. This behavior only applies to ports in the same domain.
```

Memory

```
class ReadPort(Elaboratable):
    """A memory read port.

    Parameters
    -----
    memory : :class:`Memory`
        Memory associated with the port.
    domain : str
        Clock domain. Defaults to ``"sync"``. If set to ``"comb"``, the port is asynchronous.
        Otherwise, the read data becomes available on the next clock cycle.
    transparent : bool
        Port transparency. If set (default), a read at an address that is also being written to in
        the same clock cycle will output the new value. Otherwise, the old value will be output
        first. This behavior only applies to ports in the same domain.
```

sync → 1 cycle delay

comb → no cycle delay

Memory

```
class ReadPort(Elaboratable):
    """A memory read port.

    Parameters
    -----
    memory : :class:`Memory`
        Memory associated with the port.
    domain : str
        Clock domain. Defaults to ``"sync"``. If set to ``"comb"``, the port is asynchronous.
        Otherwise, the read data becomes available on the next clock cycle.
    transparent : bool
        Port transparency. If set (default), a read at an address that is also being written to in
        the same clock cycle will output the new value. Otherwise, the old value will be output
        first. This behavior only applies to ports in the same domain.
```

True → writing input passed to output

False → output the value that will be overwritten

Memory

```
class WritePort(Elaboratable):
    """A memory write port.

    Parameters
    -----
    memory : :class:`Memory`
        Memory associated with the port.
    domain : str
        Clock domain. Defaults to ``"sync"``. Writes have a latency of 1 clock cycle.
    granularity : int
        Port granularity. Defaults to ``memory.width``. Write data is split evenly in
        ``memory.width // granularity`` chunks, which can be updated independently.
```

Memory

```
class WritePort(Elaboratable):
    """A memory write port.

    Parameters
    -----
    memory : :class:`Memory`
        Memory associated with the port.
    domain : str
        Clock domain. Defaults to ``"sync"``. Writes have a latency of 1 clock cycle.
    granularity : int
        Port granularity. Defaults to ``memory.width``. Write data is split evenly in
        ``memory.width // granularity`` chunks, which can be updated independently.
```

No comb option
(because we're writing!)

Memory

```
class WritePort(Elaboratable):
    """A memory write port.

    Parameters
    -----
    memory : :class:`Memory`
        Memory associated with the port.
    domain : str
        Clock domain. Defaults to ``"sync"``. Writes have a latency of 1 clock cycle.
    granularity : int
        Port granularity. Defaults to ``memory.width``. Write data is split evenly in
        ``memory.width // granularity`` chunks, which can be updated independently.
```

Default : write whole line or “storage element”
For byte-level write, **granularity=8**

Memory

```
1  from amaranth import *
2
3  class TestMemory(Elaboratable):
4      def __init__(self, width=8, depth_bits=4):
5          self.addr_bits = depth_bits
6
7          self.adr = Signal(self.addr_bits)
8          self.dat_r = Signal(width)
9          self.dat_w = Signal(width)
10         self.we = Signal(1)
11
12         self.mem = Memory(width=width, depth=2 ** depth_bits)
13
14     def elaborate(self, platform):
15         m = Module()
16
17         m.submodules.rdport = rdport = self.mem.read_port()
18         m.submodules.wrport = wrport = self.mem.write_port()
19
20         # NOTE address alias for write & read
21         # NOTE 1 cycle delay for read, 1 cycle delay for write
22         m.d.comb += [
23             rdport.addr.eq(self.adr),
24             self.dat_r.eq(rdport.data),
25             wrport.addr.eq(self.adr),
26             wrport.data.eq(self.dat_w),
27             wrport.en.eq(self.we),
28         ]
29
30     return m
31
32 if __name__ == '__main__':
33     width = 32
34     depth_bits = 3
35     dut = TestMemory(width=width, depth_bits=depth_bits)
36
37     from amaranth.sim import Simulator
38     import numpy as np
39
40     def test_case(dut, adr, dat_w, we):
41         yield dut.adr.eq(adr)
42         yield dut.dat_w.eq(dat_w)
43         yield dut.we.eq(we)
44         yield
45
46     def bench():
47         for i in range(2 * (2 ** depth_bits)):
48             rdm = int(np.random.randint(low=0, high=0xffff, size=1))
49             yield from test_case(dut, adr=i % (2 ** depth_bits), dat_w=rdm,
50                                we=i < 2 ** depth_bits)
51         for i in range(2 ** depth_bits):
52             data = yield dut.mem._array._inner[i]
53             print(data)
```

Memory

```
1 from amaranth import *
2
3 class TestMemory(Elaboratable):
4     def __init__(self, width=8, depth_bits=4):
5         self.addr_bits = depth_bits
6
7         self.adr = Signal(self.addr_bits)
8         self.dat_r = Signal(width)
9         self.dat_w = Signal(width)
10        self.we = Signal(1)
11
12        self.mem = Memory(width=width, depth=2 ** depth_bits)
13
14    def elaborate(self, platform):
15        m = Module()
16
17        m.submodules.rdport = rdport = self.mem.read_port()
18        m.submodules.wrport = wrport = self.mem.write_port()
19
20        # NOTE address alias for write & read
21        # NOTE 1 cycle delay for read, 1 cycle delay for write
22        m.d.comb += [
23            rdport.addr.eq(self.adr),
24            self.dat_r.eq(rdport.data),
25            wrport.addr.eq(self.adr),
26            wrport.data.eq(self.dat_w),
27            wrport.en.eq(self.we),
28        ]
29
30    return m
31
32
33 if __name__ == '__main__':
34     width = 32
35     depth_bits = 3
36     dut = TestMemory(width=width, depth_bits=depth_bits)
37
38     from amaranth.sim import Simulator
39     import numpy as np
40
41     def test_case(dut, adr, dat_w, we):
42         yield dut.adr.eq(adr)
43         yield dut.dat_w.eq(dat_w)
44         yield dut.we.eq(we)
45         yield
46
47     def bench():
48         for i in range(2 * (2 ** depth_bits)):
49             rdm = int(np.random.randint(low=0, high=0xffff, size=1))
50             yield from test_case(dut, adr=i % (2 ** depth_bits), dat_w=rdm,
51                                 we=i < 2 ** depth_bits)
52         for i in range(2 ** depth_bits):
53             data = yield dut.mem._array._inner[i]
54             print(data)
```


Memory

```
1 from amaranth import *
2
3 class TestMemory(Elaboratable):
4     def __init__(self, width=8, depth_bits=4):
5         self.addr_bits = depth_bits
6
7         self.adr = Signal(self.addr_bits)
8         self.dat_r = Signal(width)
9         self.dat_w = Signal(width)
10        self.we = Signal(1)
11
12        self.mem = Memory(width=width, depth=2 ** depth_bits)
13
14    def elaborate(self, platform):
15        m = Module()
16
17        m.submodules.rdport = rdport = self.mem.read_port()
18        m.submodules.wrport = wrport = self.mem.write_port()
19
20        # NOTE address alias for write & read
21        # NOTE 1 cycle delay for read, 1 cycle delay for write
22        m.d.comb += [
23            rdport.addr.eq(self.adr),
24            self.dat_r.eq(rdport.data),
25            wrport.addr.eq(self.adr),
26            wrport.data.eq(self.dat_w),
27            wrport.en.eq(self.we),
28        ]
29
30    return m
```

Single-port memory

```
1 if __name__ == '__main__':
2     width = 32
3     depth_bits = 3
4     dut = TestMemory(width=width, depth_bits=depth_bits)
5
6     from amaranth.sim import Simulator
7     import numpy as np
8
9     def test_case(dut, adr, dat_w, we):
10         yield dut.adr.eq(adr)
11         yield dut.dat_w.eq(dat_w)
12         yield dut.we.eq(we)
13         yield
14
15    def bench():
16        for i in range(2 * (2 ** depth_bits)):
17            rdm = int(np.random.randint(low=0, high=0xffff, size=1))
18            yield from test_case(dut, adr=i % (2 ** depth_bits), dat_w=rdm,
19                                we=i < 2 ** depth_bits)
20        for i in range(2 ** depth_bits):
21            data = yield dut.mem._array._inner[i]
22            print(data)
```

Memory

```
1 from amaranth import *
2
3 class TestMemory(Elaboratable):
4     def __init__(self, width=8, depth_bits=4):
5         self.addr_bits = depth_bits
6
7         self.adr = Signal(self.addr_bits)
8         self.dat_r = Signal(width)
9         self.dat_w = Signal(width)
10        self.we = Signal(1)
11
12        self.mem = Memory(width=width, depth=2 ** depth_bits)
13
14    def elaborate(self, platform):
15        m = Module()
16
17        m.submodules.rdport = rdport = self.mem.read_port()
18        m.submodules.wrport = wrport = self.mem.write_port()
19
20        # NOTE address alias for write & read
21        # NOTE 1 cycle delay for read, 1 cycle delay for write
22        m.d.comb += [
23            (rdport.addr.eq(self.adr),
24             self.dat_r.eq(rdport.data),    read
25            (wrport.addr.eq(self.adr),
26             wrport.data.eq(self.dat_w),    write
27             wrport.en.eq(self.we),
28        ]
29
30    return m

```

```
1 if __name__ == '__main__':
2     width = 32
3     depth_bits = 3
4     dut = TestMemory(width=width, depth_bits=depth_bits)
5
6     from amaranth.sim import Simulator
7     import numpy as np
8
9     def test_case(dut, adr, dat_w, we):
10         yield dut.adr.eq(adr)
11         yield dut.dat_w.eq(dat_w)
12         yield dut.we.eq(we)
13         yield
14
15    def bench():
16        for i in range(2 * (2 ** depth_bits)):
17            rdm = int(np.random.randint(low=0, high=0xffff, size=1))
18            yield from test_case(dut, adr=i % (2 ** depth_bits), dat_w=rdm,
19                                we=i < 2 ** depth_bits)
20        for i in range(2 ** depth_bits):
21            data = yield dut.mem._array._inner[i]
22            print(data)

```


Memory

```
1 from amaranth import *
2
3 class TestMemory(Elaboratable):
4     def __init__(self, width=8, depth_bits=4):
5         self.addr_bits = depth_bits
6
7         self.adr = Signal(self.addr_bits)
8         self.dat_r = Signal(width)
9         self.dat_w = Signal(width)
10        self.we = Signal(1)
11
12        self.mem = Memory(width=width, depth=2 ** depth_bits)
13
14    def elaborate(self, platform):
15        m = Module()
16
17        m.submodules.rdport = rdport = self.mem.read_port()
18        m.submodules.wrport = wrport = self.mem.write_port()
19
20        # NOTE address alias for write & read
21        # NOTE 1 cycle delay for read, 1 cycle delay for write
22        m.d.comb += [
23            rdport.addr.eq(self.adr),
24            self.dat_r.eq(rdport.data),
25            wrport.addr.eq(self.adr),
26            wrport.data.eq(self.dat_w),
27            wrport.en.eq(self.we),
28        ]
29
30    return m
```


```
1 if __name__ == '__main__':
2     width = 32
3     depth_bits = 3
4     dut = TestMemory(width=width, depth_bits=depth_bits)
5
6     from amaranth.sim import Simulator
7     import numpy as np
8
9     def test_case(dut, adr, dat_w, we):
10        yield dut.adr.eq(adr)
11        yield dut.dat_w.eq(dat_w)
12        yield dut.we.eq(we)
13        yield
14
15    def bench():
16        for i in range(2 * (2 ** depth_bits)):
17            rdm = int(np.random.randint(low=0, high=0xffff, size=1))
18            yield from test_case(dut, adr=i % (2 ** depth_bits), dat_w=rdm,
19                                we=i < 2 ** depth_bits)
20        for i in range(2 ** depth_bits):
21            data = yield dut.mem._array._inner[i]
22            print(data)
```

Write then read


Memory

```
1 from amaranth import *
2
3 class TestMemory(Elaboratable):
4     def __init__(self, width=8, depth_bits=4):
5         self.addr_bits = depth_bits
6
7         self.adr = Signal(self.addr_bits)
8         self.dat_r = Signal(width)
9         self.dat_w = Signal(width)
10        self.we = Signal(1)
11
12        self.mem = Memory(width=width, depth=2 ** depth_bits)
13
14    def elaborate(self, platform):
15        m = Module()
16
17        m.submodules.rdport = rdport = self.mem.read_port()
18        m.submodules.wrport = wrport = self.mem.write_port()
19
20        # NOTE address alias for write & read
21        # NOTE 1 cycle delay for read, 1 cycle delay for write
22        m.d.comb += [
23            rdport.addr.eq(self.adr),
24            self.dat_r.eq(rdport.data),
25            wrport.addr.eq(self.adr),
26            wrport.data.eq(self.dat_w),
27            wrport.en.eq(self.we),
28        ]
29
30    return m
31
32 if __name__ == '__main__':
33     width = 32
34     depth_bits = 3
35     dut = TestMemory(width=width, depth_bits=depth_bits)
36
37     from amaranth.sim import Simulator
38     import numpy as np
39
40     def test_case(dut, adr, dat_w, we):
41         yield dut.adr.eq(adr)
42         yield dut.dat_w.eq(dat_w)
43         yield dut.we.eq(we)
44         yield
45
46     def bench():
47         for i in range(2 * (2 ** depth_bits)):
48             rdm = int(np.random.randint(low=0, high=0xffff, size=1))
49             yield from test_case(dut, adr=i % (2 ** depth_bits), dat_w=rdm,
50                                we=i < 2 ** depth_bits)
51         for i in range(2 ** depth_bits):
52             data = yield dut.mem._array._inner[i]
53             print(data)
54             Access contents
```


Memory



Memory



Memory



Memory

```
1  /* Generated by Amaranth Yosys 0.25 (PyPI ver 24
   e02b7f64b) */ 25
2  (* \amaranth.hierarchy = "top" *) 26
3  (* top = 1 *) 27
4  (* generator = "Amaranth" *) 28
5  module top(dat_r, dat_w, we, clk, rst, adr); 29
6      input [2:0] adr; 30
7      wire [2:0] adr; 31
8      input clk; 32
9      wire clk; 33
10     output [31:0] dat_r; 34
11     wire [31:0] dat_r; 35
12     input [31:0] dat_w; 36
13     wire [31:0] dat_w; 37
14     wire [2:0] mem_r_addr; 38
15     wire [31:0] mem_r_data; 39
16     wire [2:0] mem_w_addr; 40
17     wire [31:0] mem_w_data; 41
18     wire mem_w_en; 42
19     input rst; 43
20     wire rst; 44
21     input we; 45
22     wire we; 46
23     reg [31:0] mem [7:0]; 47
24
25     initial begin
26         mem[0] = 32'd0;
27         mem[1] = 32'd0;
28         mem[2] = 32'd0;
29         mem[3] = 32'd0;
30         mem[4] = 32'd0;
31         mem[5] = 32'd0;
32         mem[6] = 32'd0;
33         mem[7] = 32'd0;
34     end
35     always @(posedge clk) begin
36         if (mem_w_en)
37             mem[mem_w_addr] <= mem_w_data;
38     end
39     reg [2:0] _0_;
40     always @(posedge clk) begin
41         _0_ <= mem_r_addr;
42     end
43     assign mem_r_data = mem[_0_];
44     assign mem_w_en = we;
45     assign mem_w_data = dat_w;
46     assign mem_w_addr = adr;
47     assign dat_r = mem_r_data;
48     assign mem_r_addr = adr;
49 endmodule
```

Memory

```
1  /* Generated by Amaranth Yosys 0.25 (PyPI ver 24
   e02b7f64b) */ 25
2  (* \amaranth.hierarchy = "top" *) 26
3  (* top = 1 *) 27
4  (* generator = "Amaranth" *) 28
5  module top(dat_r, dat_w, we, clk, rst, adr); 29
6      input [2:0] adr; 30
7      wire [2:0] adr; 31
8      input clk; 32
9      wire clk; 33
10     output [31:0] dat_r; 34
11     wire [31:0] dat_r; 35
12     input [31:0] dat_w; 36
13     wire [31:0] dat_w; 37
14     wire [2:0] mem_r_addr; 38
15     wire [31:0] mem_r_data; 39
16     wire [2:0] mem_w_addr; 40
17     wire [31:0] mem_w_data; 41
18     wire mem_w_en; 42
19     input rst; 43
20     wire rst; 44
21     input we; 45
22     wire we; 46
23     reg [31:0] mem [7:0]; 47
24     initial begin 48
25         mem[0] = 32'd0;
26         mem[1] = 32'd0;
27         mem[2] = 32'd0;
28         mem[3] = 32'd0;
29         mem[4] = 32'd0;
30         mem[5] = 32'd0;
31         mem[6] = 32'd0;
32         mem[7] = 32'd0;
33     end
34     always @(posedge clk) begin
35         if (mem_w_en)
36             mem[mem_w_addr] <= mem_w_data;
37     end
38     reg [2:0] _0_;
39     always @(posedge clk) begin
40         _0_ <= mem_r_addr;
41     end
42     assign mem_r_data = mem[_0_];
43     assign mem_w_en = we;
44     assign mem_w_data = dat_w;
45     assign mem_w_addr = adr;
46     assign dat_r = mem_r_data;
47     assign mem_r_addr = adr;
48 endmodule
```

Mapped to 2D register

Memory

```
1  /* Generated by Amaranth Yosys 0.25 (PyPI ver 24
   e02b7f64b) */ 25
2  (* \amaranth.hierarchy = "top" *) 26
3  (* top = 1 *) 27
4  (* generator = "Amaranth" *) 28
5  module top(dat_r, dat_w, we, clk, rst, adr); 29
6      input [2:0] adr; 30
7      wire [2:0] adr; 31
8      input clk; 32
9      wire clk; 33
10     output [31:0] dat_r; 34
11     wire [31:0] dat_r; 35
12     input [31:0] dat_w; 36
13     wire [31:0] dat_w; 37
14     wire [2:0] mem_r_addr; 38
15     wire [31:0] mem_r_data; 39
16     wire [2:0] mem_w_addr; 40
17     wire [31:0] mem_w_data; 41
18     wire mem_w_en; 42
19     input rst; 43
20     wire rst; 44
21     input we; 45
22     wire we; 46
23     reg [31:0] mem [7:0]; 47
24
25     initial begin
26         mem[0] = 32'd0;
27         mem[1] = 32'd0;
28         mem[2] = 32'd0;
29         mem[3] = 32'd0;
30         mem[4] = 32'd0;
31         mem[5] = 32'd0;
32         mem[6] = 32'd0;
33         mem[7] = 32'd0;
34     end
35     always @(posedge clk) begin
36         if (mem_w_en)
37             mem[mem_w_addr] <= mem_w_data;
38     end
39     reg [2:0] _0_;
40     always @(posedge clk) begin
41         _0_ <= mem_r_addr;
42     end
43     assign mem_r_data = mem[_0_];
44     assign mem_w_en = we;
45     assign mem_w_data = dat_w;
46     assign mem_w_addr = adr;
47     assign dat_r = mem_r_data;
48     assign mem_r_addr = adr;
49 endmodule
```

rst is not used

Memory is not reset

Q&A on Memory

FIFO

- SyncFIFO, SyncFIFOBuffered
- AsyncFIFO, AsyncFIFOBuffered
 - For CDC(Clock Domain Crossing)
- Use **Memory** as construct

FIFO

```
class FIFOInterface:
    _doc_template = """
    {description}

    Parameters
    -----
    width : int
        Bit width of data entries.
    depth : int
        Depth of the queue. If zero, the FIFO cannot be read from or written to.
    {parameters}
    """
```

```
Attributes
-----
{attributes}
w_data : Signal(width), in
    Input data.
w_rdy : Signal(1), out
    Asserted if there is space in the queue, i.e. ``w_en`` can be asserted to write
    a new entry.
w_en : Signal(1), in
    Write strobe. Latches ``w_data`` into the queue. Does nothing if ``w_rdy`` is not asserted.
w_level : Signal(range(depth + 1)), out
    Number of unread entries.
{w_attributes}
r_data : Signal(width), out
    Output data. {r_data_valid}
r_rdy : Signal(1), out
    Asserted if there is an entry in the queue, i.e. ``r_en`` can be asserted to read
    an existing entry.
r_en : Signal(1), in
    Read strobe. Makes the next entry (if any) available on ``r_data`` at the next cycle.
    Does nothing if ``r_rdy`` is not asserted.
r_level : Signal(range(depth + 1)), out
    Number of unread entries.
{r_attributes}
"""
```

FIFO

```
class FIFOInterface:
    _doc_template = """
    {description}

    Parameters
    -----
    width : int
        Bit width of data entries.
    depth : int
        Depth of the queue. If zero, the FIFO cannot be read from or written to.
    {parameters}
    """
```

Same as Memory

```
Attributes
-----
{attributes}
w_data : Signal(width), in
    Input data.
w_rdy : Signal(1), out
    Asserted if there is space in the queue, i.e. ``w_en`` can be asserted to write
    a new entry.
w_en : Signal(1), in
    Write strobe. Latches ``w_data`` into the queue. Does nothing if ``w_rdy`` is not asserted.
w_level : Signal(range(depth + 1)), out
    Number of unread entries.
{w_attributes}
r_data : Signal(width), out
    Output data. {r_data_valid}
r_rdy : Signal(1), out
    Asserted if there is an entry in the queue, i.e. ``r_en`` can be asserted to read
    an existing entry.
r_en : Signal(1), in
    Read strobe. Makes the next entry (if any) available on ``r_data`` at the next cycle.
    Does nothing if ``r_rdy`` is not asserted.
r_level : Signal(range(depth + 1)), out
    Number of unread entries.
{r_attributes}
"""
```

FIFO

```
class FIFOInterface:
```

```
    _doc_template = """  
    {description}
```

```
Parameters
```

```
-----  
width : int
```

```
    Bit width of data entries.
```

```
depth : int
```

```
    Depth of the queue. If zero, the FIFO cannot be read from or written to.
```

```
{parameters}
```

Write

```
Attributes
```

```
-----
```

```
{attributes}
```

```
w_data : Signal(width), in
```

```
    Input data.
```

```
w_rdy : Signal(1), out
```

```
    Asserted if there is space in the queue, i.e. ``w_en`` can be asserted to write  
    a new entry.
```

```
w_en : Signal(1), in
```

```
    Write strobe. Latches ``w_data`` into the queue. Does nothing if ``w_rdy`` is not asserted.
```

```
w_level : Signal(range(depth + 1)), out
```

```
    Number of unread entries.
```

```
{w_attributes}
```

```
r_data : Signal(width), out
```

```
    Output data. {r_data_valid}
```

```
r_rdy : Signal(1), out
```

```
    Asserted if there is an entry in the queue, i.e. ``r_en`` can be asserted to read  
    an existing entry.
```

```
r_en : Signal(1), in
```

```
    Read strobe. Makes the next entry (if any) available on ``r_data`` at the next cycle.  
    Does nothing if ``r_rdy`` is not asserted.
```

```
r_level : Signal(range(depth + 1)), out
```

```
    Number of unread entries.
```

```
{r_attributes}
```

```
"""
```

Read

FIFO

```
class FIFOInterface:
```

```
    _doc_template = """  
    {description}
```

```
Parameters
```

```
-----
```

```
width : int
```

```
    Bit width of data entries.
```

```
depth : int
```

```
    Depth of the queue. If zero, the FIFO cannot be read from or written to.
```

```
{parameters}
```

enqueue

dequeue

```
Attributes
```

```
-----
```

```
{attributes}
```

```
w_data : Signal(width), in
```

```
    Input data.
```

```
w_rdy : Signal(1), out
```

```
    Asserted if there is space in the queue, i.e. ``w_en`` can be asserted to write  
    a new entry.
```

```
w_en : Signal(1), in
```

```
    Write strobe. Latches ``w_data`` into the queue. Does nothing if ``w_rdy`` is not asserted.
```

```
w_level : Signal(range(depth + 1)), out
```

```
    Number of unread entries.
```

```
{w_attributes}
```

```
r_data : Signal(width), out
```

```
    Output data. {r_data_valid}
```

```
r_rdy : Signal(1), out
```

```
    Asserted if there is an entry in the queue, i.e. ``r_en`` can be asserted to read  
    an existing entry.
```

```
r_en : Signal(1), in
```

```
    Read strobe. Makes the next entry (if any) available on ``r_data`` at the next cycle.  
    Does nothing if ``r_rdy`` is not asserted.
```

```
r_level : Signal(range(depth + 1)), out
```

```
    Number of unread entries.
```

```
{r_attributes}
```

```
"""
```

FIFO

```
class FIFOInterface:
    _doc_template = """
    {description}

    Parameters
    -----
    width : int
        Bit width of data entries.
    depth : int
        Depth of the queue. If zero, the FIFO cannot be read from or written to.
    {parameters}
    """
```

```
Attributes
-----
{attributes}
w_data : Signal(width), in
    Input data.
w_rdy : Signal(1), out
    Asserted if there is space in the queue, i.e. ``w_en`` can be asserted to write
    a new entry.
w_en : Signal(1), in
    Write strobe. Latches ``w_data`` into the queue. Does nothing if ``w_rdy`` is not asserted.
w_level : Signal(range(depth + 1)), out
    Number of unread entries.
{w_attributes}
r_data : Signal(width), out
    Output data. {r_data_valid}
r_rdy : Signal(1), out
    Asserted if there is an entry in the queue, i.e. ``r_en`` can be asserted to read
    an existing entry.
r_en : Signal(1), in
    Read strobe. Makes the next entry (if any) available on ``r_data`` at the next cycle.
    Does nothing if ``r_rdy`` is not asserted.
r_level : Signal(range(depth + 1)), out
    Number of unread entries.
{r_attributes}
"""
```

Number of elements
[0, depth] both inclusive

FIFO

```
class SyncFIFO(Elaboratable, FIFOInterface):
    __doc__ = FIFOInterface._doc_template.format(
        description="""
        Synchronous first in, first out queue.

        Read and write interfaces are accessed from the same clock domain. If different clock domains
        are needed, use :class:`AsyncFIFO`.
        """,
        parameters="""
        fwft : bool
            First-word fallthrough. If set, when the queue is empty and an entry is written into it,
            that entry becomes available on the output on the same clock cycle. Otherwise, it is
            necessary to assert ``r_en`` for ``r_data`` to become valid.
        """,
        r_data_valid="For FWFT queues, valid if ``r_rdy`` is asserted. "
            "For non-FWFT queues, valid on the next cycle after ``r_rdy`` and ``r_en`` have been asserted.",
        attributes="""
        level : Signal(range(depth + 1)), out
            Number of unread entries. This level is the same between read and write for synchronous FIFOs.
        """,
        r_attributes="",
        w_attributes="")
```


FIFO

Empty & enqueue
→ ready on r_data
(True by default)

```
class SyncFIFO(Elaboratable, FIFOInterface):
    __doc__ = FIFOInterface._doc_template.format(
        description="""
        Synchronous first in, first out queue.

        Read and write interfaces are accessed from the same clock domain. If different clock domains
        are needed, use :class:`AsyncFIFO`.
        """,
        parameters="""
        fwft : bool
            First-word fallthrough. If set, when the queue is empty and an entry is written into it,
            that entry becomes available on the output on the same clock cycle. Otherwise, it is
            necessary to assert ``r_en`` for ``r_data`` to become valid.
        """,
        r_data_valid="For FWFT queues, valid if ``r_rdy`` is asserted. "
            "For non-FWFT queues, valid on the next cycle after ``r_rdy`` and ``r_en`` have been asserted.",
        attributes="""
        level : Signal(range(depth + 1)), out
            Number of unread entries. This level is the same between read and write for synchronous FIFOs.
        """,
        r_attributes="",
        w_attributes="")
```

FIFO

```
class SyncFIFO(Elaboratable, FIFOInterface):
    def elaborate(self, platform):

        storage = Memory(width=self.width, depth=self.depth)
        w_port = m.submodules.w_port = storage.write_port()
        r_port = m.submodules.r_port = storage.read_port(
            domain="comb" if self.fwft else "sync", transparent=self.fwft)
```

Async read by default

FIFO

```
class SyncFIFOBuffered(Elaboratable, FIFOInterface):  
    __doc__ = FIFOInterface._doc_template.format(  
        description="""  
        Buffered synchronous first in, first out queue.
```

This queue's interface is identical to :class:`SyncFIFO` configured as ``fwft=True``, but it does not use asynchronous memory reads, which are incompatible with FPGA block RAMs.

In exchange, the latency between an entry being written to an empty queue and that entry becoming available on the output is increased by one cycle compared to :class:`SyncFIFO`.

```
""".strip(),  
    parameters="""  
    fwft : bool  
        Always set.  
""".strip(),  
    attributes="""  
    level : Signal(range(depth + 1)), out  
        Number of unread entries. This level is the same between read and write for synchronous FIFOs.  
""".strip(),  
    r_data_valid="Valid if ``r_rdy`` is asserted.",  
    r_attributes="",  
    w_attributes="")
```

FIFO

```
class SyncFIFOBuffered(Elaboratable, FIFOInterface):  
    def elaborate(self, platform):  
        # Effectively, this queue treats the output register of the non-FWFT inner queue as  
        # an additional storage element.  
        m.submodules.unbuffered = fifo = SyncFIFO(width=self.width, depth=self.depth - 1,  
                                                  fwft=False)
```

FIFO

```
1  from amaranth import *
2  from amaranth.lib.fifo import SyncFIFOBuffered
3
4  class TestFIFO(Elaboratable):
5      def __init__(self, width, depth):
6          self.pipe = SyncFIFOBuffered(width=width, depth=depth)
7
8          self.in_data = Signal(width)
9          self.out_w_rdy = Signal(1)
10         self.in_w_en = Signal(1)
11         self.out_w_level = Signal(range(depth + 1))
12
13         self.out_data = Signal(width)
14         self.out_r_rdy = Signal(1)
15         self.in_r_en = Signal(1)
16         self.out_r_level = Signal(range(depth + 1))
17
18     def elaborate(self, platform):
19         m = Module()
20
21         m.submodules.pipe = pipe = self.pipe
22
23         m.d.comb += [
24             self.out_w_rdy.eq(pipe.w_rdy),
25             self.out_w_level.eq(pipe.w_level),
26             self.out_r_rdy.eq(pipe.r_rdy),
27             self.out_r_level.eq(pipe.r_level),
28             self.out_data.eq(pipe.r_data),
29
30             pipe.w_data.eq(self.in_data),
31             pipe.w_en.eq(self.in_w_en),
32             pipe.r_en.eq(self.in_r_en),
33         ]
34
35         return m
```

FIFO


```
1  from amaranth import *
2
3
4  class TestFIFO(Elaboratable):
5      def __init__(self, width, depth):
6          self.pipe = SyncFIFOBuffered(width=width, depth=depth)
7
8          self.in_data = Signal(width)
9          self.out_w_rdy = Signal(1)
10         self.in_w_en = Signal(1)
11         self.out_w_level = Signal(range(depth + 1))
12
13         self.out_data = Signal(width)
14         self.out_r_rdy = Signal(1)
15         self.in_r_en = Signal(1)
16         self.out_r_level = Signal(range(depth + 1))
17
18
19     def elaborate(self, platform):
20
21         m = Module()
22
23         m.submodules.pipe = pipe = self.pipe
24
25         m.d.comb += [
26             self.out_w_rdy.eq(pipe.w_rdy),
27             self.out_w_level.eq(pipe.w_level),
28             self.out_r_rdy.eq(pipe.r_rdy),
29             self.out_r_level.eq(pipe.r_level),
30             self.out_data.eq(pipe.r_data),
31
32             pipe.w_data.eq(self.in_data),
33             pipe.w_en.eq(self.in_w_en),
34             pipe.r_en.eq(self.in_r_en),
35
36         ]
37
38         return m
```

FIFO

```
1  ∨ if __name__ == '__main__':
2      width = 8
3      # NOTE fifo of with depth `n`, write `n` and read `n`
4      # n = 2 --> FAIL
5      # n > 2 --> PASS
6      depth = 3
7      dut = TestFIFO(width=width, depth=depth)
8
9      from amaranth.sim import Simulator
10
11  ∨ def test_case(dut, in_data, in_w_en, in_r_en):
12      yield dut.in_data.eq(in_data)
13      yield dut.in_w_en.eq(in_w_en)
14      yield dut.in_r_en.eq(in_r_en)
15      yield
16
17  ∨ def bench():
18      # write fully
19      ∨ for i in range(depth):
20          yield from test_case(dut, 16-i, 1, in_r_en=0)
21      # read fully
22      ∨ for i in range(depth):
23          yield from test_case(dut, 0, 0, 1)
24
25      # write fully + 1
26      ∨ for i in range(depth+1):
27          yield from test_case(dut, 16-i, 1, in_r_en=0)
28      # read fully + 1
29      ∨ for i in range(depth+1):
30          yield from test_case(dut, 0, 0, 1)
```


FIFO

- SyncFIFOBuffered (**depth=3**)




FIFO

- SyncFIFOBuffered (**depth=3**)




FIFO

- SyncFIFOBuffered (**depth=3**)




FIFO

- SyncFIFOBuffered (**depth=3**)




FIFO

- SyncFIFOBuffered (**depth=3**)




FIFO

- SyncFIFOBuffered (**depth=2**)



FIFO


- SyncFIFOBuffered (**depth=2**)




Q&A on FIFO

FSM

- Finite State Machine
- Consider 2-floor elevator
 - Red light if ground floor
 - Green light if first floor




FSM



```
1  from amaranth import *
1  from enum import Enum
2
3
4  class ElevatorInputSignal(Enum):
5      DOWN = 0
6      UP = 1
7
8
9  class Elevator(Elaboratable):
10     def __init__(self):
11         self.in_signal = Signal(1)
12
13         self.out_red = Signal(1)
14         self.out_green = Signal(1)
15
16         self.in_rst = Signal(1, reset_less=True)
17
18     def elaborate(self, platform):
19         m = Module()
20
21         with m.FSM(reset="Ground"):
22             with m.State("Ground"):
23                 m.d.comb += [
24                     self.out_red.eq(1),
25                     self.out_green.eq(0),
26                 ]
27                 with m.If(self.in_signal == ElevatorInputSignal.UP):
28                     m.next = "First"
29             with m.State("First"):
30                 m.d.comb += [
31                     self.out_red.eq(0),
32                     self.out_green.eq(1),
33                 ]
34                 with m.If(self.in_signal == ElevatorInputSignal.DOWN):
35                     m.next = "Ground"
36
37         return m
```

FSM




```
1  from amaranth import *
2  from enum import Enum
3
4  class ElevatorInputSignal(Enum):
5      DOWN = 0
6      UP = 1
7
8
9  class Elevator(Elaboratable):
10     def __init__(self):
11         self.in_signal = Signal(1)
12
13         self.out_red = Signal(1)
14         self.out_green = Signal(1)
15
16         self.in_rst = Signal(1, reset_less=True)
```

```
18
19
20
21     with m.FSM(reset="Ground"):
22         with m.State("Ground"):
23             m.d.comb += [
24                 self.out_red.eq(1),
25                 self.out_green.eq(0),
26             ]
27             with m.If(self.in_signal == ElevatorInputSignal.UP):
28                 m.next = "First"
29         with m.State("First"):
30             m.d.comb += [
31                 self.out_red.eq(0),
32                 self.out_green.eq(1),
33             ]
34             with m.If(self.in_signal == ElevatorInputSignal.DOWN):
35                 m.next = "Ground"
36
37     return m
```

Define FSM
NOTE no need to define Signal for state

FSM




```
1  from amaranth import *
2  from enum import Enum
3
4  class ElevatorInputSignal(Enum):
5      DOWN = 0
6      UP = 1
7
8
9  class Elevator(Elaboratable):
10     def __init__(self):
11         self.in_signal = Signal(1)
12
13         self.out_red = Signal(1)
14         self.out_green = Signal(1)
15
16         self.in_rst = Signal(1, reset_less=True)
```

```
18
19     def elaborate(self, platform):
20         m = Module()
21
22         with m.FSM(reset="Ground"):
23             with m.State("Ground"):
24                 m.d.comb += [
25                     self.out_red.eq(1),
26                     self.out_green.eq(0),
27                 ]
28                 with m.If(self.in_signal == ElevatorInputSignal.UP):
29                     m.next = "First"
30             with m.State("First"):
31                 m.d.comb += [
32                     self.out_red.eq(0),
33                     self.out_green.eq(1),
34                 ]
35                 with m.If(self.in_signal == ElevatorInputSignal.DOWN):
36                     m.next = "Ground"
37
38         return m
```

Describe each state


FSM



```
1  from amaranth import *
2  from enum import Enum
3
4  class ElevatorInputSignal(Enum):
5      DOWN = 0
6      UP = 1
7
8
9  class Elevator(Elaboratable):
10     def __init__(self):
11         self.in_signal = Signal(1)
12
13         self.out_red = Signal(1)
14         self.out_green = Signal(1)
15
16         self.in_rst = Signal(1, reset_less=True)
17
18     def elaborate(self, platform):
19         m = Module()
20
21         with m.FSM(reset="Ground"):
22             with m.State("Ground"):
23                 m.d.comb += [
24                     self.out_red.eq(1),
25                     self.out_green.eq(0),
26                 ]
27                 with m.If(self.in_signal == ElevatorInputSignal.UP):
28                     m.next = "First"
29             with m.State("First"):
30                 m.d.comb += [
31                     self.out_red.eq(0),
32                     self.out_green.eq(1),
33                 ]
34                 with m.If(self.in_signal == ElevatorInputSignal.DOWN):
35                     m.next = "Ground"
36
37         return m
```

Change state (sync)

FSM



FSM

```
1  /* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, gje02b7f64b) */
2  (* \amaranth.hierarchy = "top" *)
3  (* top = 1 *)
4  (* generator = "Amaranth" *)
5  module top(clk, rst, in_signal);
6      reg \${auto$verilog_backend.cc:2083:dump_module$2} = 0;
7      wire \${1} ;
8      wire \${3} ;
9      input clk;
10     wire clk;
11     reg fsm_state = 1'h0;
12     reg \fsm_state$next ;
13     input in_signal;
14     wire in_signal;
15     reg out_green;
16     reg out_red;
17     input rst;
18     wire rst;
19     assign \${3} = ~in_signal;
20     always @(posedge clk)
21         fsm_state <= \fsm_state$next ;
22     always @* begin
23         if (\${auto$verilog_backend.cc:2083:dump_module$2} ) begin end
24         (* full_case = 32'd1 *)
25         casez (fsm_state)
26             /* \amaranth.decoding = "Ground/0" */
27             1'h0:
28                 out_red = 1'h1;
29             /* \amaranth.decoding = "First/1" */
30             1'h1:
31                 out_red = 1'h0;
32         endcase
33     end
34     always @* begin
35         if (\${auto$verilog_backend.cc:2083:dump_module$2} ) begin end
36         (* full_case = 32'd1 *)
37         casez (fsm_state)
38             /* \amaranth.decoding = "Ground/0" */
39             1'h0:
40                 out_green = 1'h0;
41             /* \amaranth.decoding = "First/1" */
42             1'h1:
43                 out_green = 1'h1;
44         endcase
45     end
46     always @* begin
47         if (\${auto$verilog_backend.cc:2083:dump_module$2} ) begin end
48         \fsm_state$next = fsm_state;
49         (* full_case = 32'd1 *)
50         casez (fsm_state)
51             /* \amaranth.decoding = "Ground/0" */
52             1'h0:
53                 casez (\${1} )
54                     1'h1:
55                         \fsm_state$next = 1'h1;
56                 endcase
57             /* \amaranth.decoding = "First/1" */
58             1'h1:
59                 casez (\${3} )
60                     1'h1:
61                         \fsm_state$next = 1'h0;
62                 endcase
63             endcase
64         casez (rst)
65             1'h1:
66                 \fsm_state$next = 1'h0;
67             endcase
68         end
69         assign \${1} = in_signal;
70     endmodule
```


FSM

```
1  /* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, gje02b7f64b) */
2  (* \amaranth.hierarchy = "top" *)
3  (* top = 1 *)
4  (* generator = "Amaranth" *)
5  module top(clk, rst, in_signal);
6      reg \auto$verilog_backend.cc:2083:dump_module$2 = 0;
7      wire \s1 ;
8      wire \s3 ;
9      input clk;
10     wire clk;
11     reg fsm_state = 1'h0;
12     reg \fsm_state$next ;
13     input in_signal;
14     wire in_signal;
15     reg out_green;
16     reg out_red;
17     input rst;
18     wire rst;
19     assign \s3 = ~in_signal;
20     always @(posedge clk)
21         fsm_state <= \fsm_state$next ;
22     always @* begin
23         if (\auto$verilog_backend.cc:2083:dump_module$2 ) begin end
24             (* full_case = 32'd1 *)
25             casez (fsm_state)
26                 /* \amaranth.decoding = "Ground/0" */
27                 1'h0:
28                     out_red = 1'h1;
29                 /* \amaranth.decoding = "First/1" */
30                 1'h1:
31                     out_red = 1'h0;
32             endcase
33     end
34     always @* begin
35         if (\auto$verilog_backend.cc:2083:dump_module$2 ) begin end
36             (* full_case = 32'd1 *)
37             casez (fsm_state)
38                 /* \amaranth.decoding = "Ground/0" */
39                 1'h0:
40                     out_green = 1'h0;
41                 /* \amaranth.decoding = "First/1" */
42                 1'h1:
43                     out_green = 1'h1;
44             endcase
45     end
46     always @* begin
47         if (\auto$verilog_backend.cc:2083:dump_module$2 ) begin end
48             \fsm_state$next = fsm_state;
49             (* full_case = 32'd1 *)
50             casez (fsm_state)
51                 /* \amaranth.decoding = "Ground/0" */
52                 1'h0:
53                     casez (\s1 )
54                         1'h1:
55                             \fsm_state$next = 1'h1;
56                     endcase
57                 /* \amaranth.decoding = "First/1" */
58                 1'h1:
59                     casez (\s3 )
60                         1'h1:
61                             \fsm_state$next = 1'h0;
62                     endcase
63             endcase
64             casez (rst)
65                 1'h1:
66                     \fsm_state$next = 1'h0;
67             endcase
68         end
69         assign \s1 = in_signal;
70     endmodule
```

synchronous part
(others are comb.)

FSM

```
1  /* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post67, gje02b7f64b) */
2  (* \amaranth.hierarchy = "top" *)
3  (* top = 1 *)
4  (* generator = "Amaranth" *)
5  module top(clk, rst, in_signal);
6      reg \Auto$verilog_backend.cc:2083:dump_module$2 = 0;
7      wire \s1 ;
8      wire \s3 ;
9      input clk;
10     wire clk;
11     reg fsm_state = 1'h0;
12     reg \fsm_state$next ;
13     input in_signal;
14     wire in_signal;
15     reg out_green;
16     reg out_red;
17     input rst;
18     wire rst;
19     assign \s3 = ~in_signal;
20     always @(posedge clk)
21         fsm_state <= \fsm_state$next ;
22     always @* begin
23         if (\Auto$verilog_backend.cc:2083:dump_module$2 ) begin end
24         (* full_case = 32'd1 *)
25         casez (fsm_state)
26             /* \amaranth.decoding = "Ground/0" */
27             1'h0:
28                 out_red = 1'h1;
29                 /* \amaranth.decoding = "First/1" */
30             1'h1:
31                 out_red = 1'h0;
32         endcase
33     end
34     always @* begin
35         if (\Auto$verilog_backend.cc:2083:dump_module$2 ) begin end
36         (* full_case = 32'd1 *)
37         casez (fsm_state)
38             /* \amaranth.decoding = "Ground/0" */
39             1'h0:
40                 out_green = 1'h0;
41             /* \amaranth.decoding = "First/1" */
42             1'h1:
43                 out_green = 1'h1;
44         endcase
45     end
46     always @* begin
47         if (\Auto$verilog_backend.cc:2083:dump_module$2 ) begin end
48         \fsm_state$next = fsm_state;
49         (* full_case = 32'd1 *)
50         casez (fsm_state)
51             /* \amaranth.decoding = "Ground/0" */
52             1'h0:
53                 casez (\s1 )
54                     1'h1:
55                         \fsm_state$next = 1'h1;
56                 endcase
57             /* \amaranth.decoding = "First/1" */
58             1'h1:
59                 casez (\s3 )
60                     1'h1:
61                         \fsm_state$next = 1'h0;
62                 endcase
63             endcase
64         casez (rst)
65             1'h1:
66                 \fsm_state$next = 1'h0;
67         endcase
68     end
69     assign \s1 = in_signal;
70 endmodule
```

Handle out_green

Handle out_red

Handle \fsm_state\$next

Q&A on FSM