

Candidate for the Post of Assistant Professor - Electrical & Computer Engineering - SEECS (Apply Date: 25-Oct-2025)

Name Nasir Ali Shah **Father's /Guardian** Ayub Ali Shah

Date/Place of Birth: 06-Apr-1991 / Pakistani **Father's Occupation:** Govt Servant

Spouse Name: Farhana Bibi **Spouse Occupation:** Govt Servant

Current Salary: 350000 **Marital Status:** Married

Unit / Corps:: **Course:**

SOD: **SOS:**

Expected Salary: 350000 **Present Employment:** Postdoctoral researcher at Orange Innovation , Paris France since 10/01/2024

Serving/Retired



Education

Name of Degree	Specialization	Grade / %age / GPA	Passing Year	Board/University
FPGA and GPU acceleration of complex computational algorithms		100	2024	Politecnico di Torino, Italy
Evaluation of Hardware acceleration for ORAN/5G	Embedded Systems	99	2026	ORANGE INNOVATION
Electrical, Electronics and Communications Engineering		90	2023	Politecnico di Torino, Italy

Computer Engineering	Embedded Systems	90.9	2019	Politecnico di Torino, Italy
Computer Systems Engineering	Computer Programming, Computer Hardware,Internet Programming, Embedded Systems,Digital Electronics,Database Systems,Computer Architecture,ASIC	3.35	2014	Hamdard University Karachi
HSSC Pre-Engineering	Maths,Chemistry,Physics	78	2010	BISE BANNU
SSC Science	Maths,Bio,Chemistry,Physics	83.33	2008	BISE Bannu

Professional Qualification				
Name of Qualification:		Passing Year:	Institution Name:	

Civil Experience			
Name of Post	Organization	Location	Duration of Employment
	Politecnico di Torino, Italy		Dec-2023 - Oct-2024
Postdoctoral researcher	Orange Innovation	Paris France	Oct-2024 - Present
Internee Engineer	Softech Microsystems	Karachi	Apr-2015 - Aug-2015

Research Publications								
Paper Title	Name of Author	Name of CO-Author	Published In	No	Impact Factor	Vol	PP	Date

Lightweight aes design for iot applications: Optimizations in fpga and asic with dfa countermeasure strategies	Salman Ahmed	Nabihah Ahmad, Nasir Ali Shah, Ghulam E Mustafa Abro, Ardhi Wijayanto, Abdinasir Hirsi, Abdul Rehman Altaf	IEEE Access		3.60	13	22489 - 22509	Jan-2025
Analysis of machine learning based imputation of missing data	Syed Tahir Hussain Rizvi	Muhammad Yasir Latif, Muhammad Saad Amin, Achraf Jabeur Telmoudi, Nasir Ali Shah	Cybernetics and Systems	6	1.80	56	818-832	Sep-2023
Cuda-optimized gpu acceleration of 3gpp 3d channel model simulations for 5g network planning	Nasir Ali Shah	Mihai T Lazarescu, Roberto Quasso, Luciano Lavagno	Electronics	15	2.60	12	3214	Jul-2023
FPGA acceleration of 3GPP channel model emulator for 5G new radio	Nasir Ali Shah	Mihai T Lazarescu, Roberto Quasso, Salvatore Scarpina, Luciano Lavagno	IEEE Access		3.60	10	119386 - 119401	Nov-2022

Awards & Scholarships	
Type	Detail
Merit Scholarships	PNRR postdoctoral scholarship at DET, Politecnico di Torino, Italy
Merit Scholarships	Italy RESTART scholarship for PhD at Politecnico di Torino, Italy in collaboration with Telecom Italia.
Merit Scholarships	Prime Minister National ICT R&D 4 Years Undergraduate Scholarship
References	

Name	Contact Type	Designation	Address	Phone	Fax	Email
Prof. Luciano Lavagno	Reference	Professor	Department of Electronics and Telecommunications Politecnico di Torino Turin, Italy	+39 0110904150		luciano.lavagno@polito.it
Mihai Teodor Lazarescu	Reference	Associate Professor	Department of Electronics and Telecommunications (DET), Politecnico di Torino	+39 0110904150		mihai.lazarescu@polito.it