



DVA494

Programming of Reliable Embedded Systems

Obed Mogaka | Hamid Mousavi | Masoud Daneshtalab

IDD, Malardalens University

January 22, 2026

Today's Agenda

- What is HDL
- VHDL Primer
 - Introduction to VHDL
 - Code Structure and Composition
 - Data Types
 - Operators and Attributes
- Concurrent Statements

Hardware Description Languages

A **hardware description language (HDL)** is a specialized computer language used to describe the structure, behavior, and timing of electronic circuits, such as digital logic circuits, ASICs, and FPGAs.

- **Popular HDLs:** [VHDL](#), Verilog, SystemVerilog, SystemC
- **Many More:** ADA, COLAMO, Confluence, CoWareC, CUPL, ELLA, ESys.net, Handel-C, Hardcaml, HHDL, HJJ, HML, Hydra, Impulse C, ISPS, ParC, JHDL, KARL, Lava, Lola, M, MyHDL, PALASM, PyMTL, ROCCC, RHDL, SpinalHDL



- VHDL (VHSIC-HDL) stands for **Very High-Speed Integrated Circuit Hardware Description Language**.
- It was developed as part of the Very High-Speed Integrated Circuits (VHSIC) initiative funded by the U.S. Department of Defense in the 1980s.
- Was then transferred to the IEEE (Institute of Electrical and Electronics Engineers). Was ratified as IEEE standard 1076 in 1987 - referred to as **VHDL-87**.
- IEEE revised the VHDL standard in 1993, which is referred to as **VHDL-93**, and made minor modifications and bug fixes in 2001, which is referred to as **VHDL-2001**.

HDL Tools

- Some tools are offered by FPGA companies (like Altera-now Intel FPGA-and Xilinx - now AMD), while others are offered by third-party software companies.
- Some of them include:
 - From Xilinx (AMD): Vivado (synthesis/implementation and simulation).
 - From Altera (Intel): Quartus Prime (synthesis/implementation and some simulation).
 - From Mentor Graphics: ModelSim (simulation), Questa (simulation), Precision RTL (synthesis).
 - ModelSim is indeed the tool that implements the simulation part in Quartus Prime and, optionally, also in Vivado.
 - From Synopsys: Synplify Pro (synthesis).
 - From Aldec: Active-HDL (simulation), Riviera-Pro (simulation).

Design Flow

Translation of human-readable source code into machine-readable code.



VHDL Primer

Lexical Elements of VHDL

These are the most basic building blocks of VHDL code

Comments

- Versions of VHDL prior to VHDL-2008 allowed only a single-line comment
- VHDL-2008 introduced delimited comments, similar to those existing in C++

Literals

- a value written directly in the code.
- Several kinds: Numeric, character, string, bit-string

Delimiters

- Used as operators, as punctuation symbols,
- and to define the general shape of VHDL constructs.

Assignment Symbols

- used to assign a value to a signal
- various delimiters are used.

```
1  -- Single line comment
2  /* delimited comment */
3  /*
4   Multi-line comment
5  */
6
7  -- Examples of integer literals:
8  33, 1e6, 2#1111_0000#, 16#dead_beef#
9
10 -- Examples of real literals:
11 33.0, 1.0e6, 2#1111_0000.0000#, 16#dead.beef#
12
13 -- Examples of character literals:
14 'a', 'b', ' ', 'X', '0', '1', '@', ''
15
16 -- Examples of string literals:
17 "abc", "a", "123", "l", "2", "11110000"
18
19 -- Examples of bit-string literals:
20 b"10100101", b"1010_0101", x"f0", 8 d"165"
21
22 -- Single-character delimiters
23 & ' ( ) * + , - . / : ; < = > | [ ] ?
24
25 -- Compound delimiters
26 => ** := /= >= <= <> ?? ?? /= ?< ?<= ?>
27 ?>= << >>
```

Lexical Elements of VHDL

Identifiers

- Identifiers are used to name VHDL items, like signals, variables, entity declarations, architecture bodies, package declarations
- It can contain only letters (a to z, A to Z), decimal digits (0 to 9), and the underline character(_)
- It must start with a letter;
- It must not have two adjacent underline characters or end with an underline character;
- It must be different from any of the **reserved** VHDL words
- VHDL is **not case sensitive**

```
1  -- Examples of legal names
2  clk, clk_5MHZ, data_ready,
3  NUMBER_OF_BITS, CLK_FREQ
4
5
6  -- Illegal names
7  !rst, ena_, 4input_nand,
8  return, abs, and, architecture
9
10 -- VHDL is case insensitive
11 reset, RESET, /* same meaning */
```

Lexical Elements of VHDL

Choosing Good Names for Your Design


- **Naming an Entity Declaration ("The Design"), Functions and Procedures:** a good choice is a name that makes the purpose of the design very clear.
- **Naming an Architecture Body:** can be the same as the entity's name.
A common option is to use a name that indicates the abstraction level of the hardware description, like behavioral, dataflow, rtl, structural
- **Naming Constants:** By convention, only capital letters will be used for constant names.
- **Naming Signals and Variables:** Well-established abbreviations from digital circuits analysis or the entire original names (when they are short) are both good name choices
- **Naming Files:** Save synthesizable VHDL code in a file with the same name as the code's entity declaration, with the extension .vhd.
If a corresponding simulation (testbench) file is also produced, save it with the same name as the synthesizable file plus the _tb suffix.

VHDL Design Units

Structurally, a VHDL design is composed of a series of modules organized hierarchically.

There are four main kinds of design units in VHDL:

- An **entity declaration** describes a system, subsystem, or component from an external point of view. It specifies a module's interface, including its name, inputs, and outputs.
- An **architecture body** describes the internal operation of a module. It specifies the module's behavior or internal structure.
- A **package declaration** groups a collection of declarations that can be reused in other design units at the source code level. The package declaration only defines the interface to a package and specifies no actual behavior.
- A **package body** contains the implementation of a package, providing the actual behavior and operations described in the package declaration.



Entity Declaration

```
entity entity_name is
  generic (...);
  port (...);
end;
```

Generic list
Port list

```
entity entity_name is
  generic (...);
  port (...);
begin
  Declarations
end;
Passive concurrent statements
```

Declarative part
Statement part

(a) Commonly used regions.

(b) All available regions.

Entity Declaration

```
entity entity_name is
  generic (...);
  port (...);
end;
```

Generic list
Port list

```
entity entity_name is
  generic (...);
  port (...);
begin
  Declarations
  ...
end;
```

Declarative part
Statement part

(a) Commonly used regions.


(b) All available regions.

- **Generic list:** used for declaring global constants so parameterized codes can be easily written
Important for code maintenance, readability, and reusability.
- **Port list:** specifies the type, direction, and name of each port.
The direction of a port (`in`, `out`, `inout`, or `buffer`) is called its mode .

```
1 entity fifo is
2   generic (
3     DEPTH: natural := 8 ;
4     WIDTH: natural := 32
5   );
6   port (
7     input_data: in std_logic_vector (WIDTH- 1 downto 0);
8     ...
9   );
10  end ;
```

Architecture Body

An architecture body specifies the operation of a module, describing its internal behavior or structure.



- **Declarative part:** can contain declarations of subprogram, package, type, subtype, constant, signal, shared variable, file, alias, component, attribute, and group.
The most popular declarations are of types, signals, and constants.
- **Statement part:** where the VHDL statements (the code proper) are placed.

Object Classes

An object is a named item that has a value of a type.

There are four object classes in VHDL: constant, signal, variable, and file


- **Constant:** Members of the constant class have a static value. A constant can be explicitly declared constant or it can also be declared without a value (a deferred constant).
- **Signal:** Members of the signal class are capable of passing values in and out of the circuit as well as between its internal parts. In other words, signals represent **wires**.
- **Variable:** Contrary to signals, they do not represent wires (they can only do that indirectly, via signals). They are used solely in sequential code, where they are updated immediately, thus recommended for implementing particularly circuits that involve counters and loops.

```
1  -- constants
2  constant constant_name: constant_type := constant_value;
3  constant constant_name : constant_type;
4  constant NUM_BITS: natural := 16;
5  constant DEPTH: natural := 2**NUM_BITS;
6  constant MASK: std_logic_vector(7 downto 0) := "BBBB1111";
7
8  -- signals
9  signal signal_name: signal_type [:= default_value];
10
11 signal clk, rst, data_in: std_logic;
12 signal address: natural range a to 255;
13
14 -- Variables
15 variable variable_name : variable_type [:= initial_value];
16
17 variable count: natural range 0 to 2**NUM_BITS-1;
18 if rising_edge(clk) then
19   count := count + 1;
20 end if;
```

VHDL Module Example

Even-parity detector based on a sum-of-products expression


a(2)	a(1)	a(0)	even
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0



VHDL Module Example

Even-parity detector based on a sum-of-products expression

a(2)	a(1)	a(0)	even
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0




```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity even_detector is
5   port(
6     a: in std_logic_vector(2 downto 0);
7     even: out std_logic;
8   );
9 end even_detector;
10
11 architecture sop_arch of even_detector is
12   signal p1, p2, p3, p4 : std_logic;
13 begin
14   even <= (p1 or p2) or (p3 or p4) after 20 ns;
15   p1 <= (not a(2)) and (not a(1)) and (not a(0)) after 15 ns;
16   p2 <= (not a(2)) and a(1) and a(0) after 12 ns;
17   p3 <= a(2) and (not a(1)) and a(0) after 12 ns;
18   p4 <= a(2) and a(1) and (not a(0)) after 12 ns;
19
20 end sop_arch;
```

- The signal assignment statements containing **after delay** create what is called an inertial delay model.
- The result is available after a specific amount of propagation delay, ($\delta - \text{delay}$)


VHDL Module Examples

Full Adder Module



VHDL Module Examples


Full Adder Module



```
1  entity FullAdder is
2    port(
3      X, Y, Cin: in bit;      --Inputs
4      Cout, Sum: out bit   --Outputs
5    );
6  end FullAdder;
7
8  architecture Equations of FullAdder is
9  begin
10    Sum <= X xor Y xor Cin;
11    Cout <= (X and Y) or (X and Cin) or (Y and Cin);
12
13  end Equations;
```

VHDL Module Examples


Four-Bit Full Adder



- We can use the FullAdder module as a component in a system, which consists of four full adders connected to form a 4-bit binary adder
- In CAD jargon, we instantiate four copies of the FullAdder

VHDL Module Examples

Four-Bit Full Adder



- We can use the FullAdder module as a component in a system, which consists of four full adders connected to form a 4-bit binary adder
- In CAD jargon, we instantiate four copies of the FullAdder

```
1  entity Adder4 is
2      port (A, B: in bit_vector(3 downto 0); Ci: in bit; -- Inputs
3          S: out bit_vector(3 downto 0); Co: out bit); -- Outputs
4  end Adder4;
5
6  architecture Structure of Adder4 is
7      -- component declaration
8      component FullAdder
9          port (X, Y, Cin: in bit; -- Inputs
10             Cout, Sum: out bit); -- Outputs
11     end component;
12
13     signal C: bit_vector(3 downto 1); -- C is an internal signal
14
15 begin --instantiate four copies of the FullAdder
16     -- label: component-name port map (list-of-actual-signals);
17     FA0: FullAdder port map (A(0), B(0), Ci, C(1), S(0));
18     FA1: FullAdder port map (A(1), B(1), C(1), C(2), S(1));
19     FA2: FullAdder port map (A(2), B(2), C(2), C(3), S(2));
20     FA3: FullAdder port map (A(3), B(3), C(3), Co, S(3));
21 end Structure;
```

Statements

Concurrent versus Sequential Statements


- **Concurrency** implies that the individual statements can be written in any order.
- A common mistake is to assign a value to a signal somewhere in the code and then assign another value to it later, believing that the compiler will simply consider the last value as the valid one.
- The only exceptions in VHDL are **processes** and **subprograms**, inside which the code is interpreted **sequentially**.

```
1 -- all three pieces of code would lead to the same result
2
3 total <= al + a2*a3;
4 flag <= '1' when total > LIMIT else '0';
5
6 flag <= '1' when total > LIMIT else '0';
7 total <= al + a2*a3;
8
9 total <= al + a2*a3;
10 flag <= '1' when al + a2*a3 > LIMIT else '0';
11
12 -- Not synthesizable
13 -- two assignments to sum
14 sum <= B;
15 ...
16 sum <= a + b;
```

```
1 -- sequential example
2 process (all)
3 begin
4     sum <= 0;
5
6     ...
7
8     sum <= a + b;
9 end process;
```

Statements

Concurrent versus Sequential Statements



Levels of Abstraction

There are different levels of abstraction at which we can describe of a digital design:

- **General description:** from boolean algebra
e.g. sum-of-products expression using concurrent statements.
- **Structural description:** using the concept of component instantiation.
The **component** is **declared** and then can be **instantiated** (actually used) as needed.
- **Register Transfer Level (RTL) description:** Describes the clocked behavior of the design.
Expressly describes data transfers between storage elements in sequential logic.
- **Abstract behavioral description:** encapsulated in in a special construct known as a **process**.
Provide language constructs that resemble the sequential semantics, including the use of variables and sequential execution.

Data Types and Operators

- VHDL is said to be a **strongly typed language** - an object can only be assigned a value , and only the operations defined with the data type can be performed on the object.
- If a value of a different type has to be assigned to an object, the value must be converted to the proper data type by a **type conversion** function or **type casting**.
- The motivation behind a strongly typed language is to catch errors in the early stage.
- The subject of data types in VHDL, including both **predefined** and **user-defined types**, is relatively complex, but **it is indispensable to understand it well to write code efficiently**.

Predefined VHDL Types

- The types defined in the package `standard` are considered the true predefined types of VHDL because they are built into the language.
- The list of predefined types includes `integer`, `boolean`, `bit`, `bit_vector`, among others.
- Examples of standard types include `std_logic`, `signed`, `unsigned`, and `float`. They are declared in the following packages:
 - **Standard mathematical packages:** `math_real` and `math_complex`;
 - **Standard multivalue logic package:** `std_logic_1164` and `std_logic_textio` ;
 - **Standard synthesis packages:** `numeric_bit`, `numeric_std`, `numeric_bit_unsigned`, and `numeric_std_unsigned`;
 - **Fixed-point and floating-point packages:** `fixed_float_types`, `fixed_generic_pkg`, `fixed_pkg`, `float_generic_pkg`, and `float_pkg`.

Predefined VHDL Types

Types	Values	Defined in
<code>boolean</code>	<code>false, true</code>	package <i>standard</i> (library <i>std</i>)
<code>bit</code>	<code>'0', '1'</code>	package <i>standard</i> (library <i>std</i>)
<code>std_ulogic</code>	<code>'U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-'</code>	package <i>std_logic_1164</i> (library <i>ieee</i>)
<code>std_ulogic_vector</code>	Array of <code>std_ulogic</code>	package <i>std_logic_1164</i> (library <i>ieee</i>)
<code>std_logic</code>	Same as <code>std_ulogic</code>	package <i>std_logic_1164</i> (library <i>ieee</i>)
<code>std_logic_vector</code>	Same as <code>std_ulogic_vector</code>	package <i>std_logic_1164</i> (library <i>ieee</i>)
<code>integer</code>	At least -2,147,483,647 to +2,147,483,647	package <i>standard</i> (library <i>std</i>)
<code>unsigned, signed</code>	Array of <code>std_ulogic</code> , or array of <code>bit</code>	packages <i>numeric_std</i> or <i>numeric_bit</i> (library <i>ieee</i>)
<code>ufixed, sfixed</code>	Array of <code>std_ulogic</code> , with decimal point between the indices "0" and "-1"	packages <i>fixed_pkg</i> and <i>fixed_generic_pkg</i> (library <i>ieee</i>)
<code>float, float32, float64, float128</code>	Array of <code>std_ulogic</code> , with meaning given by IEEE Std 754 and IEEE Std 854	packages <i>float_pkg</i> and <i>float_generic_pkg</i> (library <i>ieee</i>)
<code>character</code>	<code>NUL, ..., '0', '1', '2', ..., 'A', 'B', 'C', ..., 'a', 'b', 'c', ..., 'ÿ'</code>	package <i>standard</i> (library <i>std</i>)
<code>string</code>	Array of <code>character</code>	package <i>standard</i> (library <i>std</i>)
<code>real (non-synthesizable)</code>	At least -1.80×10^{308} to $+1.80 \times 10^{308}$ with approximately 15 decimal digits	package <i>standard</i> (library <i>std</i>)
<code>time (non-synthesizable)</code>	At least -2,147,483,647 fs to +2,147,483,647 fs	package <i>standard</i> (library <i>std</i>)

Types Classes

There are five official type classes in VHDL, called **scalar**, **composite**, **file**, **access**, and **protected** types.

Type class	Subclass	Main predefined types (and subtypes) in each class
Scalar types	Integer types	<code>integer (natural, positive)</code>
	Enumeration types	<code>bit</code>
		<code>boolean</code>
		<code>character</code>
	Float. point types	<code>std_ulogic (std_logic)</code>
Composite types	Physical types	<code>real</code>
	Array types	<code>time</code>
		<code>bit_vector</code>
		<code>boolean_vector</code>
		<code>integer_vector</code>
		<code>real_vector</code>
		<code>time_vector</code>
		<code>string</code>
		<code>std_ulogic_vector (std_logic_vector)</code>
		<code>unsigned</code>
		<code>signed</code>
		<code>ufixed</code>
		<code>sfixed</code>
		<code>float</code>
	Record types	Collection of named elements of same or different types
Access types	Used for creating pointers in simulation models that change dynamically or with structures that are not known in advance. (Pointers should be avoided as much as possible.)	
File types	For dealing with files (opening, reading, etc.) during simulation.	
Protected types	To prevent multiple processes from simultaneously accessing the same shared variable during simulation. (Shared variables should be avoided as much as possible.)	

Aggregation, Concatenation, and Resizing

Data Aggregation

- To build an aggregate, we write the elements to be combined within parentheses, separated by commas.
- The keyword `others`, when used, must come last

Data Concatenation

- Putting separate data pieces together to build or enlarge arrays.
- Made using the concatenation operator (&)
- keyword others is not allowed.

Resizing Data Arrays


- The `resize` function can be used to extend or reduce the size of arrays.

Function	For types/subtypes	Package of origin
resize	<code>unsigned</code> , <code>signed</code> (1)	<code>numeric_bit</code>
	<code>unsigned</code> , <code>signed</code> (2)	<code>numeric_std</code>
	<code>bit_vector</code>	<code>numeric_bit_unsigned</code> (3)
	<code>std_ulogic_vector</code> , <code>std_logic_vector</code>	<code>numeric_std_unsigned</code> (3)
	<code>ufixed</code> , <code>sfixed</code>	<code>fixed_generic_pkg</code>
	<code>float</code>	<code>float_generic_pkg</code>

```
1 -- Aggregation
2 signal s1, s2, s3: std_logic_vector(5 downto 0);
3
4 s1 (= '1', '0', '0', '0', '1', '0'); --s1="100010"
5 s2 (= '1', '00', others => '2'); --s2="100222"
6 s3 (= '0', '-', others => s1(5)); --s3="0-1111"
7
8
9 -- Concatenation
10 constant CONST: std_logic_vector(1 to 4) := "1100";
11 signal s1, s2, s3: std_logic_vector(7 to 0);
12 signal s4, s5: signed(5 downto 0);
13
14 s1 <= "11" & "00" & CONST;
15 s2 <= '1' & s1(7) & s1(7 downto 3) & '0';
16 s3 <= CONST & ('1', '0', '1', '0');
17 s4 <= s1(7) & s1(7) & "1100";
18 s5 <= (s4(5 downto 2) & "00");
19
20
21 -- Resize
22 signal uns1: unsigned(7 downto 0); --8 bits
23 signal uns2: unsigned(5 downto 0); -- 6 bits
24
25 uns1 <= resize(uns2, 8); --result: uns1 = "00" & uns2
26 uns2 <= resize(uns1, 6); --result: uns2 = uns1(5 downto 0)
27 ...
28 signal sig1: signed(7 downto 0); --8 bits
29 signal sig2: signed(5 downto 0); --6 bits
30
31 sig1 <= resize(sig2, 8); --result: sig1 = sig2(5) & sig2(5)
& sig2
32 sig2 <= resize(sig1, 6); --result: sig2 = sig1(7) & sig1(4
downto 0)
```

Converting between Types

- Often the same value needs to be used in more than one form.
- Strictly speaking, there are two ways to convert objects to a different type in VHDL:
 - Type casting:
 - conversion function:
- No Conversion Is Necessary When Object Subtypes Have a Common Base Type**



Type Casting

- Some types are similar enough that conversion between them is trivial.
- Closely related types in VHDL:
 - Any abstract numeric types (i.e., integer and abstract floating-point types) are closely related.
 - Array types with the same number of dimensions whose element types are also closely related.
- To perform **type casting**, we write a **type mark** (the name of a type) and an expression of a closely related type in parentheses:

```
1 -- syntax
2 intended_type (value_of_original_type)
3
4 -- Examples
5 variable int_vector: integer_vector ( 1 to 3 );
6 variable real_vect: real_vector ( 1 to 3 );
7 ...
8 real_vect := ( 1.0 , 2.0 , 3.0 );
9 int_vector := integer_vector ( real_vect );
10 real_vect := real_vector ( int_vect );
11
12 signal sly: std_logic_vector(7 downto 0);
13 signal uns: unsigned(7 downto 0);
14 signal sig: signed(15 downto 0);
15
16 sly <= std_logic_vector(uns);      --type cast from UNS to SLY
17 uns <= unsigned(slv);           --type cast from SLY to UNS
18 sig(15 downto 0) <= signed(slv); --type cast from SLY to SIG
19 sig <= signed(uns) & signed(slv); --type cast from UNS to SIG and SLY to SIG
```

A note about terminology: the term **type cast** is borrowed from other programming languages. In VHDL, the official name for this operation is called **type conversion**

Type-Conversion Functions

- When two types are not closely related, we need a conversion function to convert between them.
- Type conversion functions may be predefined by the language, provided with a type or package, or written by the designer.

Predefined type-conversion functions for synthesizable types and subtypes

From type	To type	Type-conversion function	Package of origin
integer, natural, positive	std_ulogic_vector	1 <code>to_std_ulogic_vector(arg, width)</code>	numeric_std_unsigned
	std_logic_vector	2 <code>to_std_logic_vector(arg, width)</code>	numeric_std_unsigned
	unsigned	3 <code>to_unsigned(arg, width)</code>	numeric_std
	signed	4 <code>to_signed(arg, width)</code>	numeric_std
	ufixed	5 <code>to_ufixed(arg, L, R)</code>	fixed_generic_pkg
	sfixed	6 <code>to_sfixed(arg, L, R)</code>	fixed_generic_pkg
	float	7 <code>to_float(arg, Ewidth, Fwidth)</code>	float_generic_pkg
	real	8 Type cast: <code>real(arg)</code>	math_real
bit	std_ulogic, std_logic	9 <code>to_stdulogic(arg)</code>	std_logic_1164
bit_vector	std_ulogic_vector	10 <code>to_stdulogicvector(arg)</code>	std_logic_1164
	std_logic_vector	11 <code>to_stdlogicvector(arg)</code>	std_logic_1164
std_ulogic, std_logic	bit	12 <code>to_bit(arg)</code>	std_logic_1164

Type-Conversion Functions

Predefined type-conversion functions for synthesizable types and subtypes

From type	To type	Type-conversion function	Package of origin
std_ulogic_vector, std_logic_vector	integer or natural	13 <code>to_integer(arg)</code>	numeric_std_unsigned
	bit_vector	14 <code>to_bitvector(arg)</code>	std_logic_1164
	std_ulogic_vector	15 <code>to_stdulogicvector(arg)</code>	std_logic_1164
	std_logic_vector	16 <code>to_stdlogicvector(arg)</code>	std_logic_1164
	unsigned	17 Type cast: <code>unsigned(arg)</code>	numeric_std
	signed	18 Type cast: <code>signed(arg)</code>	numeric_std
	ufixed	19 <code>to_ufixed(arg, L, R)</code>	fixed_generic_pkg
	sfixed	20 <code>to_sfixed(arg, L, R)</code>	fixed_generic_pkg
	float	21 <code>to_float(arg, Ewidth, Fwidth)</code>	float_generic_pkg
unsigned, signed	integer or natural	22 <code>to_integer(arg)</code>	numeric_std
	std_logic_vector	23 Type cast: <code>std_logic_vector(arg)</code>	numeric_std
	ufixed	24 <code>to_ufixed(arg_unsigned, L, R)</code>	fixed_generic_pkg
	sfixed	25 <code>to_sfixed(arg_signed, L, R)</code>	fixed_generic_pkg
	float	26 <code>to_float(arg, Ewidth, Fwidth)</code>	float_generic_pkg
ufixed, sfixed	integer or natural	27 <code>to_integer(arg)</code>	fixed_generic_pkg
	std_ulogic_vector	28 <code>to_std_ulogic_vector(arg)</code>	fixed_generic_pkg
	std_logic_vector	29 <code>to_std_logic_vector(arg)</code>	fixed_generic_pkg
	unsigned	30 <code>to_unsigned(arg_ufixed, width)</code>	fixed_generic_pkg
	signed	31 <code>to_signed(arg_sfixed, width)</code>	fixed_generic_pkg
	sfixed	32 <code>to_sfixed(arg_ufixed)</code>	fixed_generic_pkg
	float	33 <code>to_float(arg, Ewidth, Fwidth)</code>	float_generic_pkg
	real	34 <code>to_real(arg)</code>	fixed_generic_pkg

Type-Conversion Functions


Predefined type-conversion functions for synthesizable types and subtypes

From type	To type	Code	Type-conversion function	Package of origin
float	integer	35	<code>to_integer(arg)</code>	<code>float_generic_pkg</code>
	<code>std_ulogic_vector</code>	36	<code>to_sulv(arg)</code>	<code>float_generic_pkg</code>
	<code>std_logic_vector</code>	37	<code>to_std_logic_vector(arg)</code>	<code>float_generic_pkg</code>
	unsigned	38	<code>to_unsigned(arg, width)</code>	<code>float_generic_pkg</code>
	signed	39	<code>to_signed(arg, width)</code>	<code>float_generic_pkg</code>
	ufixed	40	<code>to_ufixed(arg, L, R)</code>	<code>float_generic_pkg</code>
	sfixed	41	<code>to_sfixed(arg, L, R)</code>	<code>float_generic_pkg</code>
	real	42	<code>to_real(arg)</code>	<code>float_generic_pkg</code>
real	integer	43	Type cast: <code>integer(arg)</code>	<code>math_real</code>
	ufixed	44	<code>to_ufixed(arg, L, R)</code>	<code>fixed_generic_pkg</code>
	sfixed	45	<code>to_sfixed(arg, L, R)</code>	<code>fixed_generic_pkg</code>
	float	46	<code>to_float(arg, Ewidth, Fwidth)</code>	<code>float_generic_pkg</code>

Note: `width` is the vector width, `L` and `R` are the left and right index bounds, and `Ewidth` and `Fwidth` are the exponent and fraction widths.

Type-Conversion

Converting between Numeric Representations



Conversion between an integer and a vector-based type uses a *type conversion function* because the types are not closely related (one is a scalar and the other is an array)

Conversion between vector-based types uses *type casting* because the types are closely related (both are arrays and the elements have the same type)

```
1  use ieee.std_logic_1164.all;
2  use ieee.numeric_std_unsigned.all;
3
4
5  slv <= to_std_logic_vector(int, 8); --from INT to SLV
6  int <= to_integer(slv);           --from SLV to INT
7
8  slv <= std_logic_vector(to_signed(int, 8)); --from INT to SLV
9  int <= to_integer(signed(slv));           --from SLV to INT
```

Operators and Attributes

Operators are predefined symbols or keywords that can be used as functions in expressions but allow a more convenient notation similar to mathematical formulas.

The predefined VHDL operators are divided in six categories:

- Logical operators
- Arithmetic operators
- Comparison (relational) operators
- Shift operators
- Concatenation operator
- Condition operator

Operator Category	Operators
Miscellaneous	<code>** abs not</code> Unary version of <code>and or nand nor xor xnor</code> ⁽¹⁾
Multiplying operators	<code>*</code> <code>/ mod rem</code>
Sign operators	<code>+</code> <code>-</code>
Adding operators	<code>+</code> <code>- &</code>
Shift operators	<code>sll srl sla sra rol ror</code>
Relational operators	<code>= /= < <= > >=</code> <code>?= ?/= ?< ?<= ?> ?>=</code>
Logical operators	Binary version of <code>and or nand nor xor xnor</code>
Condition operator	<code>??</code>

⁽¹⁾ In VHDL-2008, the new unary logic operators (the single-operand versions of `and`, `or`, `nand`, `nor`, `xor`, and `xnor`) have the highest precedence level).

Attributes

Attributes are a mechanism to retrieve special information about named entities.

The predefined attributes are divided in **four categories**: attributes of scalar types, of array types and objects, of signals, and of named entities in general.

These attributes are always called using the tick symbol (')

- **Predefined attributes** are specified in the VHDL LRM and are available for use in any model, with the provision that not all predefined attributes are synthesizable.
- **User-defined attributes** are constants that can be associated with named entities to provide additional information about them

```
1 -- syntax
2 -- named_entity'attribute_identifier
3
4 -- Example: predefined
5 clock'event
6
7 type bitmap is array ( 1 to 16 , 1 to 32 ) of color ;
8
9 bitmap'length(2)
10 -- Result is 32 (length of the second array dimension);
```

```
1 -- user-defined attribute
2
3 type memory_type is array ( 0 to 1023 ) of unsigned ( 31
   downto 0 );
4 signal ram: memory_type ;
5 attribute ram_init_file: string ;
6 attribute ram_init_file of ram: signal is
   "ram_contents.rif" ;
```

Predefined Attributes

Table 1: Predefined attributes of types

Attribute	Applied to	Return Type	Return Value
$T\text{left}$	Scalar type	T	Leftmost value of T
$T\text{right}$	Scalar type	T	Rightmost value of T
$T\text{low}$	Scalar type	T	Smallest value of T
$T\text{high}$	Scalar type	T	Largest value of T
$T\text{ascending}$	Scalar type	boolean	True if range is ascending
$T\text{image}(v)$	Scalar type	string	String representation of v
$T\text{value}(s)$	Scalar type	T	Value of T represented by s
$T\text{pos}(v)$	Discrete or physical type	integer	Position of v in T
$T\text{val}(i)$	Discrete or physical type	T	Value of T at position i
$T\text{succ}(v)$	Discrete or physical type	T	Value of T at position $i+1$
$T\text{pred}(v)$	Discrete or physical type	T	Value of T at position $i-1$
$T\text{leftof}(v)$	Discrete or physical type	T	Value of T one position to the left of v
$T\text{rightof}(v)$	Discrete or physical type	T	Value of T one position to the right of v
$T\text{base}$	Any subtype	Type	The base type of T

Table 3: Predefined attributes of signals

Attribute	Applied to	Return Type	Return Value
$S\text{delayed}(t)$	Any signal	Base type of S	A signal equivalent to S but delayed t time units
$S\text{stable}(t)$	Any signal	boolean	A signal that is true if S had no events in the last t time units
$S\text{quiet}(t)$	Any signal	boolean	A signal that is true if S had no transactions in the last t time units
$S\text{transaction}$	Any signal	bit	A signal of type bit that toggles on every transaction of S
$S\text{event}$	Any signal	boolean	True if S had an event in the current simulation cycle
$S\text{active}$	Any signal	boolean	True if S had a transaction in the current simulation cycle
$S\text{last_event}$	Any signal	time	Time interval since last event on S
$S\text{last_active}$	Any signal	time	Time interval since last transaction on S
$S\text{last_value}$	Any signal	Base type of S	Previous value of S just before its last event
$S\text{driving}$	Any signal	boolean	False if driver in the surrounding process is disconnected
$S\text{driving_value}$	Any signal	Base type of S	Value contributed to S by the surrounding process

Table 2: Predefined attributes of array types and array objects

Attribute	Applied to	Return Type	Return Value
$A\text{left}(d)$	Array type or object	Type of dimension d	Left bound of dimension d
$A\text{right}(d)$	Array type or object	Type of dimension d	Right bound of dimension d
$A\text{low}(d)$	Array type or object	Type of dimension d	Lower bound of dimension d
$A\text{high}(d)$	Array type or object	Type of dimension d	Upper bound of dimension d
$A\text{range}(d)$	Array type or object	Range of dimension d	Range of dimension d
$A\text{reverse_range}(d)$	Array type or object	Range of dimension d	Reverse range of dimension d
$A\text{length}(d)$	Array type or object	integer	Size (# of elements) of dimension d
$A\text{ascending}(d)$	Array type or object	boolean	True if range of dimension d is ascending
$A\text{element}$	Array type or object	A subtype	Subtype of elements of A

Table 4: Predefined attributes of named entities

Attribute	Applied to	Return Type	Return Value
$E\text{simple_name}$	Named entity	string	The simple name of the named entity E
$E\text{instance_name}$	Named entity	string	Hierarchical path of E in the elaborated design, including the names of instantiated design entities
$E\text{path_name}$	Named entity	string	Hierarchical path of E in the elaborated design, excluding the names of instantiated design entities

Synthesis Guidelines

Some general VHDL guidelines for good design and coding practices

- Use the `std_logic_vector` and `std_logic` data types instead of the `bit_vector` or `bit` data types.
- Use the `numeric_std` package and the `unsigned` and `signed` data types for synthesizing arithmetic operations
- Use only the descending range (i.e., `downto`) in the array specification of the `unsigned`, `signed` and `std_logic_vector` data types
- Use parentheses to clarify the intended order of evaluation.
- Don't use user-defined data types unless there is a compelling reason.
- Don't use immediate assignment (i.e., `:=`) to assign an initial value to a signal.
- Use operands with identical lengths for the relational operators.

Concurrent Statements


Concurrent Statements

- In VHDL, the processing elements are **concurrent statements**, and their communication channels are signals.
- Concurrent statements can exist only in the statement part of an architecture.
- Concurrent statements have three main characteristics:
 - they execute side by side, conceptually in parallel.
 - they execute continuously, as if in a loop.
 - they have no predefined order of execution among them.
- These three characteristics are similar to the behavior of real hardware, making concurrent statements appropriate for modeling digital circuits.
- Concurrent statements fall into one of four categories:
 - those that are a process
 - those that are a shorthand notation for a process
 - those that instantiate subcomponents
 - those that control the conditional or iterative inclusion of statements into an architecture.

Concurrent Statements

The architecture body can contain only concurrent statements
(recall that VHDL is inherently concurrent rather than sequential).

- **Concurrent statements** are the following:
when statements; *select* statements; *generate* statements; *process* statements;
component instantiation statements; and *procedure call* statements.
- Because these statements are concurrent, their relative positions in the code do not matter.



Main concurrent statements

Category/Subcategory	Statements
Concurrent signal assignment statements	when
	Selected assignment
Generate statements	for ... generate
	if ... generate
	case ... generate
Process statement	process
Component instantiation statement	component instant.
Concurrent procedure call statement	procedure call

(a) Concurrent and (b) sequential VHDL statements, all synthesizable.

Conditional Assignment

The **when** Statement

```
1 target <= value when condition else
2           value when condition else
3           value;
```

```
1 target <= value when condition else
2           value when condition else
3           value when condition;
```

Conditional Assignment

The **when** Statement

```
1 target <= value when condition else
2         value when condition else
3             value;
```

```
1 target <= value when condition else
2         value when condition else
3             value when condition;
```

- The **target** in the syntax above is a signal (VHDL-2008 allows **when** to be used also in sequential code, so there the target can be also a variable).
- Note that the **when** statement has a **priority-encoding nature** - (for any given line to be executed, the tests in all preceding lines must return false)
- hence its not tailored for entering straightforward truth tables.

```
1 -- Ending in when condition
2 y <= a when sel=0 else
3     b when sel=1 else
4     e when sel=2 else
5     d when sel=3;
```

```
1 -- Ending in else value:
2 y <= a when sel=0 else
3     b when sel=1 else
4     e when sel=2 else
5     d;
```

- The advantage of ending with "else value" is that it guarantees complete input-output mapping coverage, so the compiler will not **infer latches**.

Inferred latches

What's a latch and why is it bad?

The following example illustrates incomplete versus complete in-out mapping coverage.

```
1 -- Bad (infers latches):
2 outp <= "00" when rst else
3     "01" when hold else
4     "11" when run;
```

```
1 -- Fine (complete truth table coverage):
2 Outp <= "00" when rst else
3     "01" when hold else
4     "11" when run else
5     "--";
```

- If the code on the left is employed, what should the output be?
- for example, when `rst, hold, run` are all **low**?

Inferred latches

What's a latch and why is it bad?

The following example illustrates incomplete versus complete in-out mapping coverage.


```
1 -- Bad (infers latches):
2 outp <= "00" when rst else
3     "01" when hold else
4     "11" when run;
```

```
1 -- Fine (complete truth table coverage):
2 Outp <= "00" when rst else
3     "01" when hold else
4     "11" when run else
5     "--";
```

- If the code on the left is employed, what should the output be?
- for example, when `rst, hold, run` are all **low**?
- Since the compiler will execute anyway, it must make a decision that typically is to infer latches to hold the output's current value.
- Such latches are **highly undesirable** because they add delays (which are poorly predictable in FPGAs because latches are not built-in circuits), besides wasting hardware and power resources.

Example Design: Multiplexer

4-to-1 Multiplexer based on a conditional signal assignment statement



```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity mux4 is
5     port(
6         a, b, c, d: in std_logic_vector(7 downto 0);
7         s: in std_logic_vector(1 downto 0);
8         x: out std_logic_vector(7 downto 0)
9     );
10 end mux4;
11
12 architecture cond_arch of mux4 is
13 begin
14     x <= a when (s="00") else
15         b when (s="01") else
16             c when (s="10") else
17                 d;
18 end cond_arch;
```

Selected assignment

The **select** Statement

Its main use is to enter truth tables, which select does better than when for two reasons:

- select does not possess the priority-encoding nature of when;
- full truth table coverage is checked automatically by the compiler, which is not running the compilation if the table is not completely described (hence preventing the inference of latches always).


```
1  with expression select
2    target <= value when choice,
3      value when choice,
4      value when others;
```

```
1  with expression select
2    target <= value when choice,
3      value when choice,
4      value when choice;
```

- Left version employs the keyword **others** to cover all remaining cases.
- Right version describes the entire truth table explicitly, leading to a more informative code.
- However, in most cases only the [Left] is viable.


The Multiplexer Example

4-to-1 Multiplexer with both conditional signal assignment and select statements



The Multiplexer Example


4-to-1 Multiplexer with both conditional signal assignment and select statements



```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity mux4 is
5     port(
6         a, b, c, d: in std_logic_vector(7
7             downto 0);
8         s: in std_logic_vector(1 downto 0);
9         x: out std_logic_vector(7 downto 0)
10    );
11 end mux4;
12
13 -- Using select statement
14 architecture select_arch of mux4 is
15 begin
16     with s select
17         x <= a when "00",
18                 b when "01",
19                 c when "10",
20                 d when others;
21 end select_arch;
```

The Multiplexer Example

4-to-1 Multiplexer with both conditional signal assignment and select statements



```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity mux4 is
5     port(
6         a, b, c, d: in std_logic_vector(7
7             downto 0);
8         s: in std_logic_vector(1 downto 0);
9         x: out std_logic_vector(7 downto 0)
10    );
11 end mux4;
12
13 -- Using select statement
14 architecture select_arch of mux4 is
15 begin
16     with s select
17         x <= a when "00",
18                 b when "01",
19                 c when "10",
20                 d when others;
21 end select_arch;
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity mux4 is
5     port(
6         a, b, c, d: in std_logic_vector(7
7             downto 0);
8         s: in std_logic_vector(1 downto 0);
9         x: out std_logic_vector(7 downto 0)
10    );
11 end mux4;
12
13 -- Using conditional assignment
14 architecture cond_arch of mux4 is
15 begin
16     x <= a when (s="00") else
17             b when (s="01") else
18                 c when (s="10") else
19                     d;
20 end cond_arch;
```

The select? statement

- The matching select statement (`select?`) employs the matching equality comparator (`?=`), which, assumes the following for std_ulogic values: '`o`'='L', '`1`'='H', and '`-`'=any value.
- Any other combination returns '`U`' or '`X`' or '`o`'.
- This statement is particularly useful when the truth table contains "don't care" values at the input.

Example: Priority encoder

```
1 architecture sel_arch of prio_encoder42 is
2 begin
3     with r select
4         code <= "11" when "1000"|"1001"|"1010"|"1011"|
5                         "1100"|"1101"|"1110"|"1111",
6             "10" when "0100"|"0101"|"0110"|"0111",
7             "01" when "0010"|"0011",
8             "00" when others;
9 end sel_arch;
```

```
1 architecture sel2_arch of prio_encoder42 is
2 begin
3     with r select?
4         code <= "11" when "1---",
5             "10" when "01--",
6             "01" when "001-",
7             "00" when others;
8 end sel2_arch;
```

Generate Statements

There are three versions for this statement:


1. **for-generate** - most frequently used form.

It acts as a loop, but because it is a concurrent statement, a piece of hardware is inferred every time the loop goes around.

2. **if-generate**, and
3. **case-generate**.


```
1  label : for identifier in generate_range
2      generate
3          [generate_declarative_part
4      begin]
5      concurrent_statements
5  end generate [label];
```

```
1  label : if condition_1 generate
2      concurrent_statements;
3  [elsif condition_n generate
4      concurrent_statements;]
5  else generate
6      concurrent_statements;
7  end generate [label];
```



```
1  label : case expression generate
2      when choices =>
3          concurrent_statements;
4      when others =>
5          concurrent_statements;
6  end generate [label];
```

Generate: ripple-carry adder



```
library ieee;
use ieee.std_logic_1164.all;


entity adder is
    generic (
        WIDTH : integer := 4
    );
    port (
        a, b: in std_logic_vector ( WIDTH - 1 downto 0 );
        carry_in: in std_logic ;
        sum: out std_logic_vector ( WIDTH - 1 downto 0 );
        carry_out: out std_logic
    );
end;

architecture structural of adder is
    signal carry_out_vector: std_logic_vector ( WIDTH - 1 downto 0 );
begin
    instantiate_adders: for i in 0 to WIDTH - 1 generate
        first_bit: if i = 0 generate
            adder_bit: entity work.full_adder
                port map (
                    a = > a(i), b = > b(i), carry_in = > carry_in,
                    sum = > sum(i), carry_out = > carry_out_vector(i)
                );
        end generate;
        other_bits: if i /= 0 generate
            adder_bit: entity work.full_adder
                port map (
                    a = > a(i), b = > b(i), carry_in = > carry_out_vector(i - 1),
                    sum = > sum(i), carry_out = > carry_out_vector(i)
                );
        end generate ;
    end generate ;
    carry_out <= carry_out_vector( WIDTH - 1 );
end ;
```

Process Statement

The process statement

- A process is a delimited region of sequential code inside an architecture body.
- The statements inside a process are sequential
- The process itself is a concurrent statement because it executes in parallel with all other processes and concurrent statements in an architecture.



Process Statement

The Ins and Outs of VHDL Processes

- Every process starts executing during the initialization phase of a simulation
- Once activated, a process keeps running until it executes a wait statement.
- Statements in a process are executed in an infinite loop.
- A processes is always in one of two states: executing or suspended.
- Signal values do not change while a process is running.
- A process can declare variables, which are local to the process.
- Variables declared in a process are initialized only once when the simulation begins.
- A process cannot declare signals.
- If a process makes multiple assignments to a signal, only the last assignment before the process suspends is effective.
- A process should contain a sensitivity list or wait statements but not both.
- Processes can model combinational or sequential logic.
- The order of execution among processes is random and should be irrelevant.
- Conceptually, all processes execute concurrently

The Sensitivity List

A **sensitivity list** is a list of signals to be monitored for changes while a process is suspended.

- When one of these signals changes, the process is reactivated.
- Useful for modeling both combinational and sequential logic.
- A process with a sensitivity list is equivalent to a process with a single wait on statement located immediately before the end process keywords.

```
1 -- Process with sensitivity list
2 process (a, b) begin
3   y <= a and b;
4 end process;
5
6 -- process with a wait statement
7 process begin
8   y <= a and b;
9   wait on a, b;
10 end process;
```

The Sensitivity List

Sensitivity List for Combinational Logic

- In combinational circuits, a change in an input can potentially cause a change in any output depending on the implemented logic function.
- To ensure that the function is reevaluated whenever necessary, the sensitivity list must include all the inputs to a combinational logic block.

```
1  -- Manually written sensitivity list
2  next_state_logic: process (current_state, nickel_in,
   dime_in, quarter_in, coin_return)
3  begin
4    case current_state is
5      when accepting_coins =>
6        ...
7    end case;
8  end process;
```

```
1  -- With the reserved word all (VHDL-2008)
2  next_state_logic: process (all)
3  begin
4    case current_state is
5      when accepting_coins =>
6        ...
7    end case;
8  end process;
```

The Sensitivity List

Sensitivity List for Combinational Logic

- In combinational circuits, a change in an input can potentially cause a change in any output depending on the implemented logic function.
- To ensure that the function is reevaluated whenever necessary, the sensitivity list must include all the inputs to a combinational logic block.

```
1 -- Manually written sensitivity list
2 next_state_logic: process (current_state, nickel_in,
     dime_in, quarter_in, coin_return)
3 begin
4   case current_state is
5     when accepting_coins =>
6       ...
7   end case;
8 end process;
```

```
1 -- With the reserved word all (VHDL-2008)
2 next_state_logic: process (all)
3 begin
4   case current_state is
5     when accepting_coins =>
6       ...
7   end case;
8 end process;
```

Incomplete Sensitivity list

This causes a mismatch between simulation results and the synthesized circuit.

```
1 process (a) begin
2   y <= (a and b) or c;
3 end process;
```

The Sensitivity List

Sensitivity List for Sequential Logic

- A sequential logic circuit is one whose outputs depend on the internal system state, which is preserved in memory elements such as flip-flops or latches.
- The storage elements are usually controlled by special signals such as clock and reset.
- Sequential circuits are either **synchronous** and **asynchronous**.
- In synchronous circuits, state changes are allowed only at discrete times, dictated by the system synchronism pulse or clock.
- In asynchronous circuits, changes in the system state can happen at any time in response to changes on the inputs.

The Sensitivity List

Sensitivity List for Sequential Logic

- A sequential logic circuit is one whose outputs depend on the internal system state, which is preserved in memory elements such as flip-flops or latches.
- The storage elements are usually controlled by special signals such as clock and reset.
- Sequential circuits are either **synchronous** and **asynchronous**.
- In synchronous circuits, state changes are allowed only at discrete times, dictated by the system synchronism pulse or clock.
- In asynchronous circuits, changes in the system state can happen at any time in response to changes on the inputs.

```
1 -- Synchronous counter with asynchronous reset.
2 process (clock, reset) begin
3   if reset then
4     cout <= 0;
5   elsif rising_edge(clock) then
6     if load then
7       count <= load_value;
8     elsif enable then
9       count <= count + 1;
10    end if;
11  end if;
12 end process;
```

```
1 -- Synchronous counter with synchronous reset.
2 process (clock) begin
3   if rising_edge(clock) then
4     if reset then
5       cout <= 0;
6     elsif load then
7       count <= load_value;
8     elsif enable then
9       count <= count + 1;
10    end if;
11  end if;
12 end process;
```

A Note on Sensitivity Lists

Note: One of the biggest problems with writing sensitivity lists is that as long as they contain valid signal names, they are legal VHDL code.

If we add a totally unrelated signal to a sensitivity list, or if we forget to add an important signal, then the compiler may give us a warning, but it will not generate an error.

The end result will be inconsistent behavior between simulation and synthesis, or even erroneous behavior of the compiled circuit.

Rules and recommendations for sensitivity lists of combinational or sequential logic

In processes modeling combinational logic, the sensitivity list ...

- should not include synchronism signals, such as clock and reset
- should include all signals that are read within the process
- is not enough to guarantee that a process is combinational

In processes modeling sequential logic, the sensitivity list ...


- should include the synchronism signals (clock, reset)
- should include any asynchronous control signals (set, reset, enable)
- should not include any other signals

In both cases, the sensitivity list ...

- should not contain unnecessary signals, for efficiency reasons
- should include all the necessary signals, or simulation results may differ from the synthesized circuit

Component Instantiation Statement

- The component instantiation statement is the basis for all structural design in VHDL, as it allows the use of subcomponents defined in other design units.
- Component instantiation statements are also concurrent statements.
- There are two basic types of component instantiation statements, defined by the kind of unit being instantiated: it is possible to instantiate a **declared component** or a **compiled library unit**. The library unit can be a design entity or a configuration.



Entity Instantiation

```
1 -- File adder.vhd
2
3 entity adder is
4   port (
5     a, b: in integer;
6     sum: out integer
7   );
8 end;
9
10 architecture rtl of adder is
11 begin
12   sum <= a + b;
13 end;
14
15
16
17
18 --
```


```
1 -- File entity_instantiation.vhd
2
3 entity entity_instantiation is
4   port (
5     addend, augend: in integer;
6     sum: out integer
7   );
8 end;
9
10 architecture example of entity_instantiation is
11 begin
12   entity_inst: entity work.adder
13     port map(
14       a => addend,
15       b => augend,
16       sum => sum
17     );
18 end;
```

Component Instantiation

```
1 -- File component_instantiation.vhd
2
3 entity component_instantiation is
4     port (
5         addend, augend: in integer;
6         sum_1: out integer
7     );
8 end;
9
10 architecture example of component_instantiation is
11     component adder is
12         port (
13             a, b: in integer;
14             sum: out integer
15         );
16     end component;
17 begin
18     component_inst: adder
19         port map(
20             a => addend,
21             b => augend,
22             sum => sum
23         );
24 end;
```

Verification of Combinational Circuits



- **Functional verification** - ensuring that the design performs the operation required of it.
- In a combinational circuit we can simply verify that the circuit produces the required output for each combination of input values.
- We develop a **testbench model** that provides input values to the **design under verification (DUV)** and checks that the output values are correct.
- The **DUV** is also frequently called **a device under test (DUT)**
- The testbench model is, itself, a VHDL model that we can execute using a simulator - its purpose is to apply a sequence of values, called **test cases**, to the input connections of the DUV, and to monitor the output connections to ensure that correct values are produced.



Example: A BCD to 7-Segment Decoder

- The design should convert a 4-bit binary input representing a decimal digit to a 7-bit output appropriate for driving a 7-segment display.

Hex	Common Anode	a	b	c	d	e	f	g	Cathode(6:0)
0	high	low	low	low	low	low	low	high	00000001
1	high	high	low	low	high	high	high	high	1001111
2	high	low	low	high	low	low	high	low	0010010
3	high	low	low	low	low	high	high	low	0000110
4	high	low	low	low	high	high	low	low	1001100
5	high	low	high	low	low	high	low	low	0100100
6	high	low	high	low	low	low	low	low	0100000
7	high	low	low	low	high	high	high	high	0001111
8	high	low	0000000						
9	high	low	low	low	low	high	low	low	0000100
A	high	low	low	low	low	low	high	low	0000010
B	high	high	high	low	low	low	low	low	1100000
C	high	low	high	high	low	low	low	high	0110001
D	high	high	low	low	low	low	high	low	1000010
E	high	low	high	high	low	low	low	low	0110000
F	high	low	high	high	high	low	low	low	0111000




A BCD to 7-Segment Decoder

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity bcd_to_7seg is
5     Port (
6         bcd      : in std_logic_vector(3 downto 0);
7         seven_seg : out std_logic_vector(6 downto 0)
8     );
9 end bcd_to_7seg;
10
11 architecture Behavioral of bcd_to_7seg is
12
13 begin
14     with bcd select
15         seven_seg <= "00000001" when "0000",
16                         "1001111" when "0001",
17                         "0010010" when "0010",
18                         "00000110" when "0011",
19                         "1001100" when "0100",
20                         "0100100" when "0101",
21                         "0100000" when "0110",
22                         "0001111" when "0111",
23                         "00000000" when "1000",
24                         "0000100" when "1001",
25                         "00001000" when "1010",
26                         "1100000" when "1011",
27                         "0110001" when "1100",
28                         "1000010" when "1101",
29                         "0110000" when "1110",
30                         "0111000" when "1111",
31                         "1111111" when others; -- Default case (All segments off)
32 end Behavioral;
```

A Linear Testbench

- The simplest testbench instantiates the DUV in a top-level design entity and then generating the stimuli and checking the responses in a single process statement.
- This kind of testbench is called **a linear testbench** because everything happens in a single thread of execution.



Skeleton Testbench

Skeleton code for the linear testbench

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity bcd_seveg_seg_tb is
5 end bcd_seveg_seg_tb;
6
7 architecture linear_testbench of bcd_seveg_seg_tb is
8   -- Testbench signals
9   signal bcd : std_logic_vector (3 downto 0);
10  signal seven_seg: std_logic_vector (6 downto 0);
11
12 begin
13   -- (DUT - Device Under Test)
14   DUV: entity work.bcd_to_7seg
15     port map (bcd => bcd, seven_seg => seven_seg);
16
17   -- Test Stimulus Process
18   stimuli_and_checker: process
19   begin
20     report "Testing entity bcd_seven_seg.";
21
22     -- TODO: Testbench code here
23
24     report "End of testbench. All tests passed.";
25     std.env.finish;
26   end process;
27 end linear_testbench;
```

Testbench

A complete code for a simple linear testbench

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity bcd_seveg_seg_tb is
end bcd_seveg_seg_tb;

architecture linear_testbench of bcd_seveg_seg_tb is
    -- Testbench signals
    signal bcd : std_logic_vector (3 downto 0);
    signal seven_seg: std_logic_vector (6 downto 0);

    -- Define a small delay for signals to propagate
    constant C_PROP_DELAY : time := 10 ns;

begin
    -- (DUT - Device Under Test)
    DUV: entity work.bcd_to_7seg
        port map (bcd => bcd, seven_seg => seven_seg);

    -- Test Stimulus Process
    stimuli_and_checker: process
    begin
        report "Testing entity bcd_seven_seg.";
        -- Test 0
        bcd <= "0000"; wait for C_PROP_DELAY;
        -- Test 1
        bcd <= "0001"; wait for C_PROP_DELAY;
        -- Test 2
        bcd <= "0010"; wait for C_PROP_DELAY;
        -- Test 3
        bcd <= "0011"; wait for C_PROP_DELAY;

```

```

2      -- Test 4
3      bcd <= "0100"; wait for C_PROP_DELAY;
4      -- Test 5
5      bcd <= "0101"; wait for C_PROP_DELAY;
6      -- Test 6
7      bcd <= "0110"; wait for C_PROP_DELAY;
8      -- Test 7
9      bcd <= "0111"; wait for C_PROP_DELAY;
10     -- Test 8
11     bcd <= "1000"; wait for C_PROP_DELAY;
12     -- Test 9
13     bcd <= "1001"; wait for C_PROP_DELAY;
14     -- Test A (10)
15     bcd <= "1010"; wait for C_PROP_DELAY;
16     -- Test B (11)
17     bcd <= "1011"; wait for C_PROP_DELAY;
18     -- Test C (12)
19     bcd <= "1100"; wait for C_PROP_DELAY;
20     -- Test D (13)
21     bcd <= "1101"; wait for C_PROP_DELAY;
22     -- Test E (14)
23     bcd <= "1110"; wait for C_PROP_DELAY;
24     -- Test F (15)
25     bcd <= "1111"; wait for C_PROP_DELAY;
26
27     report "End of testbench. All tests passed.";
28     std.env.finish; -- Stops the simulation
29   end process;
30
31 end linear_testbench;

```

Testbench

Another version

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity bcd_seveg_seg_tb is
5 end bcd_seveg_seg_tb;
6
7 architecture linear_testbench of bcd_seveg_seg_tb is
8     signal bcd : std_logic_vector (3 downto 0);
9     signal seven_seg: std_logic_vector (6 downto 0);
10
11    constant TEST_PERIOD: time := 20 ns;
12 begin
13     DUV: entity work.bcd_to_7seg
14         port map (bcd => bcd, seven_seg => seven_seg);
15
16     stimuli_and_checker: process
17         type stimulus_response_type is record
18             bcd: std_logic_vector (3 downto 0);
19             seven_segment: std_logic_vector (6 downto 0);
20         end record;
21
22         type stimulus_response_array_type is array (natural
23             range <>) of
24             stimulus_response_type;
25
26         constant TEST_DATA: stimulus_response_array_type := (
27             (x"0", "0000001"),
28             (X"f", "0111000")
29         );
30 begin
```

```
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
```

```
report "Testing entity bcd_seven_seg.";
for i in TEST_DATA'range loop
    bcd <= TEST_DATA(i).bcd;
    wait for TEST_PERIOD;
    assert seven_seg = TEST_DATA(i).seven_segment
        report "Error";
end loop;
report "End of testbench. All tests passed.";
std.env.finish;
end process;
end linear_testbench;
```



“Talk is cheap. Show me the code.”

— Linus Torvalds