



DVA494

Programming of Reliable Embedded Systems

Obed Mogaka | Hamid Mousavi | Masoud Daneshtalab

IDT, Mälardalens University

January 12, 2026

Today's Agenda

- From Algorithms to Hardware
- The Register Transfer Methodology (RTM)
- Finite State Machines (FSMs)
- The State Diagram
- FSM Modeling in VHDL.

From Algorithms to Hardware: Structural Dataflow


- **The Goal:** Implement an **Algorithm** (a sequence of steps with variables) in hardware.
- **Method 1:** Structural Dataflow (Unrolling)
 - Map every step of the algorithm to a dedicated hardware block.
 - "Variables" become wires; "Sequential execution" becomes cascading logic blocks.

Example: Summation Loop

- **Algorithm:** Loop 4 times to add numbers.
- **Structural Hardware:** Use 3 separate adders and a divider connected in a chain.

Drawbacks:

- **High Area Cost:** Hardware is not shared.
- **Inflexible:** Hard to change the algorithm logic.



Structural Dataflow Implementation

The Register Transfer Methodology (RTM)


- To realize algorithms efficiently, we separate the system into two parts: storage/processing and sequencing.

1. The Data Path (The "Muscle")

- Contains **Registers** to store intermediate data (variables).
- Contains **Functional Units** (Adders, ALUs) to perform operations.

2. The Control Path (The "Brain")

- Specifies when register operations take place.
- Implemented as a Finite State Machine (FSM).**
- It uses states to enforce the order of steps and decision boxes to imitate loops/branches.



Key Interaction: The Control Path sends commands based on status flags from the Data Path.

Detailed FSMD Architecture

Definition

This combination (FSM controlling a Datapath) is often called an **FSMD** (FSM with Data path).

Finite State Machines (FSMs)

- **Definition:** A mathematical model used to design sequential logic circuits.
- **Why "Finite"?** The system has a limited (finite) number of possible internal conditions, called **states**.
- **Core Function:** An FSM acts as the **Controller** (Control Path) of a larger digital system, managing the operations of the Datapath based on inputs and history.

Key Design Steps

1. **Define States:** Identify all unique conditions the system can be in.
2. **Define Transitions:** Rules for moving from one state to another based on inputs.
3. **Define Outputs:** Actions performed in each state or transition.

The Hardware Model of an FSM

Any sequential controller can be modeled using three distinct hardware blocks:

1. State Register:


- A set of Flip-Flops that store the **Present State**.
- Synchronized by the Clock and Reset.

2. Next State Logic:

- Combinational logic that calculates the **Next State** based on Inputs and Present State.

3. Output Logic:

- Combinational logic that generates **Outputs** based on the State (and optionally Inputs).




Classification: Moore vs. Mealy Machines

The distinction lies entirely in how the **Outputs** are generated.


1. Moore Machine

- Outputs depend **ONLY** on the **Present State**.
- $Output = f(State)$
- **Pros:** Safer timing, outputs change synchronously with state transitions.



2. Mealy Machine

- Outputs depend on **Present State AND Inputs**.
- $Output = f(State, Inputs)$
- **Pros:** Faster response (output changes immediately when input changes), fewer states.



Decision Time: Moore vs. Mealy

Which architecture should you choose?

Mealy Machine

"Do more with less."

- **Fewer States:** Often requires fewer states to implement the same logic.
- **Lower Area:** Smaller state register and next-state logic.
- **Faster Response:** Output reacts immediately to input changes (responds 1 clock cycle earlier).

Moore Machine

"Safety First."

- **Glitch-Free:** Outputs are synchronized with the state, filtering out input noise.
- **Timing Safety:** Less likely to affect the critical path of the next stage.
- **Simpler Design:** Easier to visualize and debug.

Rule of Thumb:


Use **Moore** for safety and simplicity. Use **Mealy** when area or immediate response time is critical.

Visual Representation I: The State Diagram

A graphical graph where nodes are states and edges are transitions.

Key Components:

- **Circles (States):** Each circle represents a unique state (e.g., IDLE, READ).
- **Arcs (Transitions):** Directed arrows showing movement from Present State to Next State.
- **Transition Labels:** The input conditions required to take a specific path.
- **Output Labels:**
 - **Moore:** Written inside the circle (depends only on state).
 - **Mealy:** Written on the arc (depends on transition/input).



Visual Representation II: The State Table

The State Table is essentially the **Truth Table** for a sequential circuit.

It maps every possible combination of Inputs and Present State to the Next State and Outputs.

Structure:

1. **Present State:** Current value of flip-flops.
2. **Inputs:** External signals affecting the system.
3. **Next State:** The calculated state for the next clock cycle ($t + 1$).
4. **Output:** The control signals generated.


Present State	Input	Next State	Output
A(t) B(t)	x(t)	A(t+1) B(t+1)	y(t)
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 0	1
0 1	1	1 1	0
1 0	0	0 0	1
1 0	1	1 0	0
1 1	0	0 0	1
1 1	1	1 0	0

Manual Design Step 1: Capturing Behavior

The Problem: Design a 2-bit counter that counts 00, 01, 10, 11... but only when Enable (E) is high. The output $z = 1$ only when the count is '11'.

1. Draw State Diagram

- States:** $S_1(00)$, $S_2(01)$, $S_3(10)$, $S_4(11)$.
- Transitions:** If $E = 1$, move to next state. If $E = 0$, hold state (self-loop).



2. Create State Table

- A tabular representation of the diagram.
- Lists Present State, Inputs, Next State, and Outputs.

Input E	Present State	Next State	Outputs		
			C ₁	C ₀	z
0	S1	S1	0	0	0
0	S2	S2	0	1	0
0	S3	S3	1	0	0
0	S4	S4	1	1	1
1	S1	S2	0	1	0
1	S2	S3	1	0	0
1	S3	S4	1	1	0
1	S4	S1	0	0	1

Manual Design Step 2: State Assignment

- **State Assignment:** We must assign specific binary codes to our abstract states ($S_1..S_4$) to map them to Flip-Flops (Q_1, Q_0).
• **Choice:** We choose a binary count mapping: $S_1 = 00, S_2 = 01, S_3 = 10, S_4 = 11$.

Input	Present State			Next State		Outputs		
	E	$Q_1(t)$	$Q_0(t)$	$Q_1(t+1)$	$Q_0(t+1)$	C_1	C_0	z
0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	1	0
0	0	1	0	1	0	1	0	0
0	1	0	0	1	1	1	1	1
0	1	1	1	1	1	1	1	1
1	0	0	0	0	1	0	1	0
1	0	0	1	1	0	1	0	0
1	1	0	0	1	1	1	1	0
1	1	1	1	0	0	0	0	1

Excitation Table (Q_t vs Q_{t+1})

The Excitation Table

- We replace " $S_1, S_2...$ " with "00, 01...".
- The "Next State" columns become the required inputs for our Flip-Flops (D-Inputs) for the next clock cycle ($t + 1$).

Manual Design Step 3: Logic Minimization

Goal: Find the simplest Boolean equations to drive the Flip-Flop inputs (D_1, D_0) and Output (z).

		$Q_1(t+1)$			
		00	01	11	10
Q_0	0	0	1	1	0
	1	0	1	0	1

		$Q_0(t+1)$			
		00	01	11	10
Q_0	0	0	0	1	1
	1	1	1	0	0

		z			
		00	01	11	10
Q_0	0	0	0	0	0
	1	0	1	1	0

Karnaugh Maps (K-Maps)


- We map the "Next State" bits from Step 2 into K-Maps.
- Inputs to the map: Q_1, Q_0, E .

Resulting Equations:

- $Q_1(t+1) \leftarrow Q_1\bar{Q}_0 + \bar{E}Q_1 + E\bar{Q}_1Q_0$
- $Q_0(t+1) \leftarrow EQ_0 + \bar{E}Q_0$
- $z = Q_1Q_0$

Manual Design Step 4: Circuit Implementation

- We translate the Boolean equations directly into Logic Gates (AND, OR, XOR).
- These gates drive the D-Flip-Flops, which store the state.



Timing Diagram: Note z is valid for the whole clock cycle (Moore)

Reflection: This manual process is error-prone and slow for large designs.

Next, we will see how VHDL automates steps 2, 3, and 4!

FSM Modeling in VHDL: Moving to Abstraction

- **The VHDL Advantage:** We skip State Assignment, Excitation Tables, and K-Maps.
- We describe the **behavior** directly. The synthesis tool handles the binary implementation.

Step 1: Defining Symbolic States (Enumerated Types)

- Instead of thinking in bits (e.g., "00", "01"), we use readable symbolic names.

```
1 architecture Behavioral of Counter_FSM is
2   -- 1. Define the collection of states
3   type state_type is (S1, S2, S3, S4);
4
5   -- 2. Declare signals for current and next state
6   -- Synthesis tool determines the number of flip-flops
7   signal current_state, next_state : state_type;
8 begin
9   -- Processes go here...
```

The Standard VHDL FSM Template

To ensure robust and synthesizable code, we typically split the hardware model into three separate VHDL processes.

Process 1: State Register

(Sequential)

- Registers the state.
- Handles Clock and Reset.
- Updates `current_state`.

Process 2: Next State Logic

(Combinational)

- Looks at `current_state` and `inputs` to decide `next_state`.

Process 3: Output Logic

(Combinational)

- Looks at `current_state` (Moore) or inputs (Mealy) to drive outputs.

This structure directly maps to the theoretical hardware model we discussed earlier.

VHDL Implementation: 1. The State Register Process

- **Purpose:** Infer the D-Flip-Flops that store the state.
- **Type: Sequential Process.** Must be sensitive to Clock (`clk`) and Reset (`rst`).

```
1  -- Synchronous Process
2  state_reg_proc : process(clk, rst)
3  begin
4      if(rst = '1') then
5          -- Asynchronous Reset to initial state
6          current_state <= S1;
7      elsif(rising_edge(clk)) then
8          -- Synchronous update on clock edge
9          current_state <= next_state;
10     end if;
11 end process;
```

Key Points:

- Usually includes an asynchronous reset to put the FSM in a known starting state (e.g., `S1`).
- The assignment `<=` happens only on the rising edge of the clock.

VHDL Implementation: 2. Next State Logic Process

- **Purpose:** Calculate where to go next based on input conditions.
- **Type: Combinational Process.** Sensitive to `current_state` and inputs (`E`).

```
1  next_state_proc : process(current_state, E)
2  begin
3      -- Default assignment prevents latches
4      next_state <= current_state;
5
6      case current_state is
7          when S1 => -- We are here (00)
8              if E = '1' then
9                  next_state <= S2; -- Move
10             end if; -- else stay in S1 (default)
11
12         when S2 => -- We are here (01)
13             if E = '1' then
14                 next_state <= S3;
15             end if;
16
17             -- ... (Similar for S3, S4) ...
18         when others => next_state <= S1;
19     end case;
20 end process;
```

The Translation Method:

1. The `case` represents standing in a specific "Bubble".
2. The `if` statements represent the "Arrows" leaving that bubble.

VHDL Implementation: 3. Output Logic Process

- **Purpose:** Define outputs based on state (Moore) or state+inputs (Mealy).
- **Type: Combinational Process.**
- **Our Example:** A Moore machine. Output z is '1' only in state S_4 .

```
1  output_proc : process(current_state)
2  begin
3      -- Default output value
4      z <= '0';
5
6      case current_state is
7          when S1 => z <= '0';
8          when S2 => z <= '0';
9          when S3 => z <= '0';
10         when S4 => z <= '1'; -- Output High
11     end case;
12 end process;
```


Alternative concise form:

```
z <= '1' when (current_state = S4) else '0';
```

Moore vs. Mealy in Code:

- **Moore (shown):** Sensitivity list has only `current_state`.
The `case` checks only the state.
- **Mealy:** Sensitivity list includes inputs (e.g., `E`). Inside the `case`, you use `if E='1' then...` to drive the output.

Complete VHDL Implementation: 2-bit Counter




```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity counter_fsm is
5     port(
6         clk, rst : in std_logic;
7         E        : in std_logic;
8         z        : out std_logic
9     );
10 end entity;
11 -- Note we use an ACTIVE HIGH rst in the code
```

```
1 architecture rtl of counter_fsm is
2     type state_type is (S1, S2, S3, S4);
3     signal current_state, next_state : state_type;
4 begin
5     -- Process 1: State Register
6     process(clk, rst)
7     begin
8         if rst='1' then
9             current_state <= S1;
10        elsif rising_edge(clk) then
11            current_state <= next_state;
12        end if;
13    end process;
14    -- Process 2: Next State Logic
15    process(current_state, E)
16    begin
17        -- Default prevents latches
18        next_state <= current_state;
19
20        case current_state is
21            when S1 =>
22                if E='1' then next_state <= S2; end if;
23            when S2 =>
24                if E='1' then next_state <= S3; end if;
25            when S3 =>
26                if E='1' then next_state <= S4; end if;
27            when S4 =>
28                if E='1' then next_state <= S1; end if;
29        end case;
30    end process;
31
32    -- Process 3: Output Logic (Moore)
33    -- (Using concurrent assignment for brevity)
34    z <= '1' when (current_state = S4) else '0';
35
36 end architecture rtl;
```

The Generalized FSM Model

Most real-world FSMs are a hybrid, often featuring both Moore and Mealy outputs.



- **Next-State Logic:** Calculates $State_{next}$ based on *Input* and $State_{reg}$.
- **State Register:** Stores the current state.
- **Moore Output Logic:** Depends only on $State_{reg}$.
- **Mealy Output Logic:** Depends on *Input* AND $State_{reg}$ (creates a direct combinational path from input to output).

State Encoding: Bit Patterns & Trade-offs

How are our symbolic states (e.g., S0, S1) mapped to physical flip-flops?

1. Binary (Sequential)

- Uses minimum FFs ($\lceil \log_2 N \rceil$).
- Good for CPLDs.

2. One-Hot (FPGA Preferred)

- Uses 1 FF per state.
- Logic is faster (comparators are smaller), and FPGAs have abundant registers.

3. Gray Code

- Only 1 bit changes at a time.
- Reduces switching noise and power.

Visual Comparison (4 States):

1	-- Symbolic	/	Binary	/	One-Hot	/	Gray
2	-- Name	/	(2 FFs)	/	(4 FFs)	/	(2 FFs)
3	--	--	--	--	--	--	--
4	-- S0 (Idle)	/	00	/	0001	/	00
5	--	/		/		/	
6	-- S1 (Start)	/	01	/	0010	/	01
7	--	/		/		/	
8	-- S2 (Run)	/	10	/	0100	/	11
9	--	/		/		/	
10	-- S3 (Stop)	/	11	/	1000	/	10
11	--	--	--	--	--	--	--
12	-- * One-Hot uses more FFs but simpler logic.						
13	-- * Gray Code minimizes bit toggling.						

Design Example!


Sequence Detector

Example: Sequence Detector ("01101")

Problem: Design a circuit that detects the sequence "01101" in a serial stream x . Output z goes High when detected. Overlapping is allowed.


A. Mealy Design (5 States)

- Output depends on State + Input.
- So(Rst), S1(0), S2(01), S3(011), S4(0110).
- **Transition S4 → So:** If input is '1', pattern found ("01101"), output '1', next state So.



B. Moore Design (6 States)

- Output depends on State only.
- Needs extra state S5 to represent "Sequence Detected".
- S5 outputs '1'.



Implementation A: Mealy FSM ("01101")

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Mealy_01101 is
5     port ( clk, rst : in std_logic;
6             x      : in std_logic;
7             z      : out std_logic );
8 end Mealy_01101;
9
10 architecture RTL of Mealy_01101 is
11     type state_t is (S0, S1, S2, S3, S4);
12     signal curr_s, next_s : state_t;
13
14 begin
15     -- Process 1: State Register
16     process(clk, rst)
17     begin
18         if rst = '1' then
19             curr_s <= S0;
20         elsif rising_edge(clk) then
21             curr_s <= next_s;
22         end if;
23     end process;
```

```
1
2     -- Process 2: Logic (State + Output)
3     process(curr_s, x)
4     begin
5         next_s <= curr_s; -- Default
6         z <= '0';          -- Default
7
8         case curr_s is
9             when S0 =>
10                 if x='0' then next_s <= S1; end if;
11             when S1 => -- Got 0
12                 if x='1' then next_s <= S2; end if;
13             when S2 => -- Got 01
14                 if x='1' then next_s <= S3;
15                 else next_s <= S1; end if;
16             when S3 => -- Got 011
17                 if x='0' then next_s <= S4;
18                 else next_s <= S0; end if;
19             when S4 => -- Got 0110
20                 if x='1' then
21                     z <= '1'; -- Found!
22                     next_s <= S0;
23                 else
24                     next_s <= S1;
25                 end if;
26         end case;
27     end process;
28 end RTL;
```

Implementation B: Moore FSM ("01101")

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Moore_01101 is
5     port ( clk, rst : in std_logic;
6             x      : in std_logic;
7             z      : out std_logic );
8 end Moore_01101;
9
10 architecture RTL of Moore_01101 is
11     type state_t is (S0,S1,S2,S3,S4,S5);
12     signal curr_s, next_s : state_t;
13
14 begin
15     -- Process 1: State Register
16     process(clk, rst)
17     begin
18         if rst = '1' then
19             curr_s <= S0;
20         elsif rising_edge(clk) then
21             curr_s <= next_s;
22         end if;
23     end process;
```

```
1     -- Process 2: Next State Logic
2     process(curr_s, x)
3     begin
4         next_s <= curr_s;
5
6         case curr_s is
7             when S0 => if x='0' then next_s<=S1; end if;
8             when S1 => if x='1' then next_s<=S2; end if;
9             when S2 => if x='1' then next_s<=S3;
10                else next_s<=S1; end if;
11             when S3 => if x='0' then next_s<=S4;
12                else next_s<=S0; end if;
13             when S4 => if x='1' then next_s<=S5;
14                else next_s<=S1; end if;
15             when S5 => -- Found (01101)
16                 if x='0' then next_s<=S1;
17                 else next_s<=S0; end if;
18         end case;
19     end process;
20
21     -- Process 3: Output (Moore)
22     z <= '1' when (curr_s = S5) else '0';
23 end RTL;
```

Analysis: Timing Differences ("01101")


When does z actually go high?

Mealy Timing

- **Trigger:** Goes high as soon as x becomes '1' while in state S4.
- **Duration:** High as long as x is '1' (and clock hasn't ticked yet to change state).
- **Response:** Immediate (Combinational path from X to Z).

Moore Timing

- **Trigger:** Goes high on the **clock edge** that moves the system into state S5.
- **Duration:** High for exactly one clock cycle (until S5 transitions to S1 or S0).
- **Response:** Delayed by 1 clock cycle relative to the input change.



Note

Mealy outputs can "glitch" if the input x is noisy.

Happy Design!