



DVA494

Programming of Reliable Embedded Systems

Obed Mogaka | Hamid Mousavi | Masoud Daneshtalab

IDD, Mälardalens University

March 9, 2026

Today's Agenda

- OnChip Memories on the FPGA
 - Distributed Memory (MLUT-based)
 - Block RAM-based (BRAM-based)
- Inferring RAM and ROM in VHDL

Memory Technology on FPGAs

- FF:
 - Single flip-flop, 1 bit of memory
- LUT RAM:
 - LUT6: 64 bit RAM
 - 4LUTs per CLB: 256 bit RAM
 - SRL32: 32 bit shift memory
- RAM blocks:
 - AMD: BlockRAM 36 kbit
UltraRAM 288 kbits
 - Altera: M9K, M10K, M144K, ..
- External memory
 - SSRAM: QDR SRAM
 - SDRAM: DDR3, DDR4, ..

Memory Features

Feature	FF	LUT RAM	BlockRAM	UltraRAM
Init value	✓	✓	✓	✓
Reset	✓	×	×	×
Dual port	✓	✓	✓	✓
Cross clock	✓	✓	✓	×
Sync. write	✓	✓	✓	✓
Sync. read	async	async	✓	✓

NOTE:

- Avoid building memory from single FF (device utilization)
- Do not reset RAMs, because it doesn't exist $\Rightarrow$ otherwise single FF are used
- UltraRAMs can't be used in cross clock FIFOs
- Sync. write + sync. read requires 2 clock cycles

Distributed vs Block RAMs

FPGAs offer two distinct types of on-chip memory, each optimized for different tasks.

1. Distributed RAM

- **Implementation:** Constructed using the **Look-Up Tables (LUTs)** inside the Logic Blocks.
- **Capacity:** Very small (bits to kilobits).
- **Behavior:** Can be asynchronous (combinational read) or synchronous.
- **Best For:** Small scratchpad registers, shallow FIFOs, and coefficient storage close to the logic.

2. Block RAM (BRAM)

- **Implementation:** Dedicated hard silicon memory blocks embedded in columns across the device.
- **Capacity:** Large (typically 18Kb or 36Kb per block).
- **Behavior:** Strictly **Synchronous** (requires a clock).
- **Best For:** Large data buffers, image line storage, and main memory for soft-core processors.

Key Trade-off: Use Distributed RAM for speed and locality; use Block RAM for density.


Table 1: XA Artix-7 FPGA Device-Feature Table

Device	Logic Cells	Configurable Logic Blocks (CLBs)		DSP48E1 Slices ⁽²⁾	Block RAM Blocks ⁽³⁾			CMTs ⁽⁴⁾	PCIe ⁽⁵⁾	GTPs	XADC Blocks	Total I/O Banks ⁽⁶⁾	Max User I/O ⁽⁷⁾
		Slices ⁽¹⁾	Max Distributed RAM (Kb)		18 Kb	36 Kb	Max (Kb)						
XA7A12T	12,800	2,000	171	40	40	20	720	3	1	2	1	3	150
XA7A15T	16,640	2,600	200	45	50	25	900	5	1	4	1	5	210
XA7A25T	23,360	3,650	313	80	90	45	1,620	3	1	4	1	3	150
XA7A35T	33,280	5,200	400	90	100	50	1,800	5	1	4	1	5	210
XA7A50T	52,160	8,150	600	120	150	75	2,700	5	1	4	1	5	210
XA7A75T	75,520	11,800	892	180	210	105	3,780	6	1	4	1	6	285
XA7A100T	101,440	15,850	1,188	240	270	135	4,860	6	1	4	1	6	285

Notes:

- Each 7 series FPGA slice contains four LUTs and eight flip-flops; only some slices can use their LUTs as distributed RAM or SRLs.
- Each DSP slice contains a pre-adder, a 25 x 18 multiplier, an adder, and an accumulator.
- Block RAMs are fundamentally 36 Kb in size; each block can also be used as two independent 18 Kb blocks.
- Each CMT contains one MMCM and one PLL.
- XA Artix-7 FPGA Interface Blocks for PCI Express support up to x4 Gen 2.
- Does not include configuration Bank 0.
- This number does not include GTP transceivers.

FPGA Memory Resources





RAM Features

- Memory is an area of bits per word $\times$ number of words
- A memory array is described in terms of depth and width:
 - **Depth**: No. of rows (No. of words)
 - **Width**: No. of columns (Size of word)

$$\text{ArraySize} = \text{depth} \times \text{width} = 2^N \times M$$


$N = \text{Address bits}$

$M = \text{Data bits}$




Block RAM Configurations

Aspect Ratios:



BRAM Configurations: Port Modes


1. Single Port (SP)



- One port for both Read and Write.
- Sequential access only.
- *Use case:* Basic storage.


BRAM Configurations: Port Modes

1. Single Port (SP)



- One port for both Read and Write.
- Sequential access only.
- *Use case:* Basic storage.


2. Simple Dual Port (SDP)



- **Port A:** Write Only.
- **Port B:** Read Only.
- Simultaneous R/W allowed.
- *Use case:* FIFOs.


BRAM Configurations: Port Modes

1. Single Port (SP)




- One port for both Read and Write.
- Sequential access only.
- *Use case:* Basic storage.

2. Simple Dual Port (SDP)



- **Port A:** Write Only.
- **Port B:** Read Only.
- Simultaneous R/W allowed.
- *Use case:* FIFOs.

3. True Dual Port (TDP)



- Two fully independent R/W ports.
- Can access any address from any port.
- *Use case:* Shared memory.

Handling RAMs: Inference vs. Instantiation

There are two methods to implement RAM in your FPGA design: writing generic HDL (**Inference**) or manually placing specific hardware blocks (**Instantiation**).

1. Inference (Recommended)

"Write standard VHDL arrays and let the synthesizer map them to RAM."

Advantages:

- **Portable Code:** The same code works on Xilinx, Intel, or Lattice devices.
- **Easier Workflow:** No external tools or IP generation steps required.
- **Timing-Driven:** The synthesis tool automatically optimizes the memory layout for your clock constraints.

2. Instantiation

"Directly call a vendor-specific RAM primitive or IP Core."

Advantages:

- **Maximum Efficiency:** You get exactly the hardware usage you expect.
- **Advanced Features:** Access to specific hardware capabilities (like built-in ECC or specialized FIFO logic) that inference might miss.
- **Total Control:** Supports all kinds of RAM configurations.

VHDL Coding for Memory

VHDL Coding: Defining Memory Arrays

In VHDL, we do not have a built-in "memory" primitive. Instead, we model memory by creating a **2-Dimensional Array** of standard logic vectors.

The 2-Step Process:

1. **Define a new Type:** Create an array where each index represents an address, and each element is a data word.
2. **Declare a Signal/Constant:** Create a physical instance of that type to hold your data.

VHDL Array Syntax

```
1  -- Example: 16 words, 8 bits wide
2  type memory_array is array (0 to 15)
3    of std_logic_vector(7 downto 0);
4
5  -- For RAM: Declare as a signal
6  signal my_ram : memory_array;
7
8  -- For ROM: Declare as a constant
9  constant my_rom : memory_array := (
10     0 => x"AA",
11     1 => x"BB",
12     -- ...
13     others => x"00"
14 );
```

Important: We use `ieee.numeric_std.all` so we can convert the binary address input into an integer to index the array.

Distributed ROM with Asynchronous Read

- The data output updates immediately when the address changes (combinational logic).
- **Hardware Map:** The synthesizer will map this directly to **Distributed RAM (LUTs)** configured as ROM. It cannot be mapped to BRAM because BRAM requires a clock.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL; -- Needed for to_integer and unsigned
4
5  entity async_rom is
6      Port (
7          address : in  STD_LOGIC_VECTOR(1 downto 0); -- 4 words = 2 addr bits
8          data_out : out STD_LOGIC_VECTOR(7 downto 0) -- 8-bit word size
9      );
10 end async_rom;
11
12 architecture Behavioral of async_rom is
13     -- 1. Define the ROM type
14     type rom_type is array (0 to 3) of STD_LOGIC_VECTOR(7 downto 0);
15
16     -- 2. Define the constant and initialize it
17     constant MY_ROM : rom_type := (
18         0 => "00001111",
19         1 => "11110000",
20         2 => "10101010",
21         3 => "01010101"
22     );
23 begin
24     -- 3. Asynchronous Read (No Process, No Clock)
25     data_out <= MY_ROM(to_integer(unsigned(address)));
26
27 end Behavioral;
```


Implementing Distributed RAM (LUT RAM)

Distributed RAM is constructed by repurposing the Look-Up Tables (LUTs) within the FPGA's logic slices (specifically SLICEM in AMD/Xilinx architectures)

Key Architectural Traits:

- **Write Operation: Strictly Synchronous.** Data is written on the active clock edge.
- **Read Operation: Asynchronous (Combinational).** Output data appears immediately after the address changes, independent of the clock.

Expert Design Tip:

- Use for shallow memory depths (e.g., 64 words or less).
- Excellent for low-latency scratchpad memory because the read operation does not cost a clock cycle.





Figure 28: Slice Distributed RAM Timing Characteristics

VHDL Inference: Single-Port Distributed RAM

The Golden Rule of Inference: To force the synthesizer to map your array to Distributed RAM, place the Read assignment **outside** the clocked process.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity dist_ram_sp is
6      Port ( clk      : in  STD_LOGIC;
7            we       : in  STD_LOGIC; -- Write Enable
8            addr     : in  STD_LOGIC_VECTOR(5 downto 0); -- 64 words
9            di       : in  STD_LOGIC_VECTOR(15 downto 0);
10           do       : out STD_LOGIC_VECTOR(15 downto 0));
11 end dist_ram_sp;
12
13 architecture RTL of dist_ram_sp is
14     type ram_type is array (0 to 63) of STD_LOGIC_VECTOR(15 downto 0);
15     signal RAM : ram_type;
16 begin
17     -- 1. Synchronous Write (Inside Process)
18     process(clk)
19     begin
20         if rising_edge(clk) then
21             if we = '1' then
22                 RAM(to_integer(unsigned(addr))) <= di;
23             end if;
24         end if;
25     end process;
26
27     -- 2. Asynchronous Read (Outside Process)
28     -- This specific line dictates LUT RAM mapping!
29     do <= RAM(to_integer(unsigned(addr)));
30 end RTL;
```

Simulation: Distributed RAM: Sync Write, Async Read



On-Chip Block RAM (BRAM): Core Concepts

Block RAMs are dedicated, hard-silicon memory blocks embedded in the FPGA fabric. Unlike Distributed RAM, BRAM operations (both Read and Write) are **strictly synchronous**.

The Write Collision Problem:

- What happens to the `data_out` port when you Read and Write to the *exact same address* in the *same clock cycle*?
- FPGAs handle this via configurable **Operating Modes**.

On-Chip Block RAM (BRAM): Core Concepts

Block RAMs are dedicated, hard-silicon memory blocks embedded in the FPGA fabric. Unlike Distributed RAM, BRAM operations (both Read and Write) are **strictly synchronous**.

The Write Collision Problem:

- What happens to the `data_out` port when you Read and Write to the *exact same address* in the *same clock cycle*?
- FPGAs handle this via configurable **Operating Modes**.

BRAM Operating Modes:

1. **Write-First (Read-Through):** The new data being written is immediately passed to the output port.
2. **Read-First (Read-Before-Write):** The old data currently in the memory is placed on the output port before it is overwritten.
3. **No-Change:** The output port remains unchanged during a write operation (saves power).

Note



The operating mode is not set by a GUI checkbox when inferring memory; it is dictated entirely by *how you arrange your VHDL signal assignments* inside the clocked process.

VHDL Inference: Single-Port BRAM

To force BRAM, **both** the memory write and the memory read must be inside the `rising_edge(clk)` condition.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity ocram_sp is
6      generic (
7          A_BITS : integer := 10; -- 1024 words
8          D_BITS : integer := 32  -- 32-bit words
9      );
10     port (
11         clk : in  std_logic;
12         ena : in  std_logic; -- RAM Enable
13         we  : in  std_logic; -- Write Enable
14         addr : in  std_logic_vector(A_BITS-1 downto 0);
15         din  : in  std_logic_vector(D_BITS-1 downto 0);
16         dout : out std_logic_vector(D_BITS-1 downto 0)
17     );
18 end ocram_sp;
19
20 architecture RTL of ocram_sp is
21     type ram_type is array (0 to (2**A_BITS)-1) of std_logic_vector(D_BITS-1 downto 0);
22     signal RAM : ram_type;
23 begin
24     process(clk)
25     begin
26         if rising_edge(clk) then
27             if ena = '1' then
28                 if we = '1' then
29                     RAM(to_integer(unsigned(addr))) <= din;
30                 end if;
31                 -- Read inside the clock process forces BRAM!
32                 -- This specific arrangement infers "Read-First" mode.
33                 dout <= RAM(to_integer(unsigned(addr)));
34             end if;
35         end if;
36     end process;
37 end RTL;
```


Block RAM with Sync. Read (Read-First Mode)



Block RAM: Write-First Mode (Read-Through)

In **Write-First** mode, the data being written to the memory array is simultaneously passed directly to the output port `do`.

```
1 process (clk)
2 begin
3   if rising_edge(clk) then
4     if (en = '1') then
5       if (we = '1') then
6         -- 1. Write to memory
7         RAM(to_integer(unsigned(addr))) <= di;
8         -- 2. Pass input directly to output
9         do <= di;
10      else
11        -- Normal read
12        do <= RAM(to_integer(unsigned(addr)));
13      end if;
14    end if;
15  end if;
16 end process;
```




Notice how `do` updates immediately with `di` when `we = '1'`.

Block RAM: No-Change Mode

In **No-Change** mode, the output port `do` retains its previous value during a write operation. This is often the **most power-efficient mode** because the output bus does not toggle unnecessarily.

```
1 process (clk)
2 begin
3   if rising_edge(clk) then
4     if (en = '1') then
5       if (we = '1') then
6         -- 1. Write to memory ONLY
7         RAM(to_integer(unsigned(addr))) <= di;
8         -- Notice: 'do' is NOT updated here!
9       else
10        -- Normal read
11        do <= RAM(to_integer(unsigned(addr)));
12      end if;
13    end if;
14  end if;
15 end process;
```



DS099-2_16_030403

Notice how `do` ignores `di` and holds its last read value when `we = '1'`.

Initialization of Block RAM

While BRAMs can start empty (or zeroed), we often need to preload them with data (e.g., Bootloader code, filter coefficients, or sine wave lookup tables).

Initialization Methods:

1. **Hardcoded Constants:** Good for very small ROMs, but pollutes HDL code for large arrays.
2. **File I/O (Recommended):** Using VHDL `std.textio` to read a `.mif` or `.hex` file during synthesis. The synthesis tool embeds this data directly into the bitstream.

Initializing Block RAM from an External File

How it Works:

- We use an **impure function**. It is "impure" because reading a file is a side-effect outside the function's scope.
- **Synthesis-Only:** This function executes *only* during Vivado synthesis. The tool reads the file and embeds the 1s and 0s directly into the FPGA bitstream.

The Data File (`ram_init.data`):

- Must be added to your Vivado project sources.
- One binary (or hex) word per line.

Example File Content

```
0000111100001111
1010101010101010
... (256 lines total)
```

VHDL Implementation:


```
1  library STD;
2  use STD.textio.all;
3
4  architecture RTL of ocram_sp is
5      type ram_type is array (0 to 255) of std_logic_vector(15 downto 0);
6
7      -- Function reads file line-by-line
8      impure function initramfromfile(ramfilename : in string) return ram_type
9      is
10         file ramfile      : text open read_mode is ramfilename;
11         variable ramline   : line;
12         variable ram_mem   : ram_type;
13         variable bitvec    : bit_vector(15 downto 0);
14     begin
15         for i in ram_type'range loop
16             readline(ramfile, ramline);
17             read(ramline, bitvec); -- Parse binary string
18             ram_mem(i) := to_stdlogicvector(bitvec);
19         end loop;
20         return ram_mem;
21     end function;
22
23     -- 1. Initialize the RAM signal by calling the function
24     signal RAM : ram_type := initramfromfile("ram_init.data");
25 begin
26     -- 2. Standard BRAM Process follows here...
```

Block RAM: Simple Dual Port (SDP) Inference

A Simple Dual Port (SDP) RAM dedicates **Port A exclusively for writing** and **Port B exclusively for reading**. This allows simultaneous read and write operations to different addresses.

Key Architectural Traits:

- **Independent Clocks:** Port A and Port B can be driven by completely asynchronous clocks (`clka` and `clkb`).
- **Use Case:** This is the exact hardware structure used to build **Asynchronous FIFOs** for safely passing data between different clock domains.
- **Collision Warning:** If `clka` and `clkb` are asynchronous, reading and writing to the *exact same address* simultaneously yields undefined read data.



VHDL Inference (Dual-Clock SDP):


```
1  architecture RTL of ocram_sdp is
2      type ram_type is array (0 to 1023) of
3          std_logic_vector(31 downto 0);
4      signal RAM : ram_type;
5      -- Note: RAM is driven by ONLY ONE process (Port A)
6  begin
7      -- PORT A: Write Only Process
8      process(clka)
9      begin
10         if rising_edge(clka) then
11             if ena = '1' and wea = '1' then
12                 RAM(to_integer(unsigned(addr_a))) <= dina;
13             end if;
14         end if;
15     end process;
16
17     -- PORT B: Read Only Process
18     process(clkb)
19     begin
20         if rising_edge(clkb) then
21             if enb = '1' then
22                 -- Synchronous Read
23                 doutb <= RAM(to_integer(unsigned(addr_b)));
24             end if;
25         end if;
26     end process;
27 end RTL;
```

Block RAM: True Dual Port (TDP) Inference

A True Dual Port (TDP) RAM provides the maximum level of flexibility. Ports A and B are fully independent.

Key Architectural Traits:

- **Complete Independence:** Each port has its own address, data in/out buses, clock, and write enable (WE) signals.
- **Synchronous Access:** Both read and write operations on either port are strictly synchronous to their respective clocks.



Design Warning: Write Collisions

If both ports attempt to write to the *exact same address* simultaneously, it causes data uncertainty. The memory contents at that address become undefined. Resolution logic must be handled externally in your design!

VHDL Inference (TDP):

```
1  architecture RTL of ocram_tdp is
2      type ram_type is array (0 to 1023) of
3          std_logic_vector(31 downto 0);
4      shared variable RAM : ram_type;
5      -- Note: Some synthesis tools prefer 'signal' here,
6      -- but 'shared variable' formally resolves
7      -- multi-process driving in VHDL-93.
8  begin
9      -- PORT A: Read/Write Process
10     process(clka)
11     begin
12         if rising_edge(clka) then
13             if ena = '1' then
14                 if wea = '1' then
15                     RAM(to_integer(unsigned(addr_a))) := dina;
16                 end if;
17                 douta <= RAM(to_integer(unsigned(addr_a)));
18             end if;
19         end if;
20     end process;
21
22     -- PORT B: Read/Write Process
23     process(clkb)
24     begin
25         if rising_edge(clkb) then
26             if enb = '1' then
27                 if web = '1' then
28                     RAM(to_integer(unsigned(addrb))) := dinb;
29                 end if;
30                 doutb <= RAM(to_integer(unsigned(addrb)));
31             end if;
32         end if;
33     end process;
34 end RTL;
```