

HABIB UNIVERSITY CS330L COMPUTER ARCHITECTURE LAB

Lab Project Report

Instructor: Maria Samad

Muhammad Hammad Maqdoom mm05534 Zoha Ovais Karim zk05617 Umema Zehra

Contents

1	Introduction	1
2	Task 1 2.1 Modify single-cycle processor	2 2
3	Task 2 3.1 5 Stage Pipelining	19
	Code 4.1 EDA Links	41 41

Introduction

This project required us to build a 5-stage pipelined processor capable of executing a bubble sort program.

- 1. We modified the single-cycle processor to be able to run the bubble sort code on it.
- 2. We then modified the said processor to make it a pipelined one (5 stages). We then tested and run each instruction separately to verify that the pipelined version can at least execute one instruction correctly in isolation.
- 3. We then introduced circuitry to detect hazards (data, control, and structural) and tried to handle them in hardware i.e. by forwarding, stalling, and flushing the pipeline.

Task 1

2.1 Modify single-cycle processor

The tasks that we attempted in lab 11 came in handy for this task. We made changes and alterations to the code in line with task 1 given to us.

We modified the single-cycle processor to be able to run the bubble sort code on it. We had worked on the bubble sort task in lab 4 (task 2). For the instructions, we made use of the venus simulator and then used the same instructions in verilog for instruction memory.

```
1 // Code your design here
3 module Adder(
      input [63:0] a, b,
      output reg [63:0] out
6);
7 always@(*)
      out = a + b;
  endmodule
10
module registerFile(
      input [63:0] WriteData,
12
13
      input [4:0] RS1,
      input [4:0] RS2,
14
      input [4:0] RD,
15
      input RegWrite, clk, reset,
16
      output reg [63:0] ReadData1;
      output reg [63:0] ReadData2
18
19);
20 reg [63:0] Registers [31:0];
21 initial
      begin
22
      Registers[0] = 64'd 0;
23
      Registers[1] = 64'd 0;
      Registers[2] = 64'd 0;
      Registers[3] = 64'd 0;
26
      Registers[4] = 64'd 0;
27
      Registers[5] = 64'd 0;
      Registers[6] = 64'd 0;
```

```
Registers[7] = 64'd 0;
30
      Registers[8] = 64'd 0;
31
      Registers[9] = 64'd 0;
32
      Registers[10] = 64'd 0;
33
      Registers[11] = 64'd0;
      Registers[12] = 64'd 0;
      Registers[13] = 64'd 0;
36
      Registers[14] = 64'd 0;
37
      Registers[15] = 64'd 0;
38
      Registers[16] = 64'd 0;
39
      Registers[17] = 64'd 0;
40
      Registers[18] = 64'd 0;
41
      Registers[19] = 64'd0;
      Registers[20] = 64'd 0;
43
      Registers[21] = 64'd 0;
44
      Registers[22] = 64'd0;
45
      Registers[23] = 64'd 0;
      Registers[24] = 64'd 0;
47
      Registers[25] = 64'd 0;
48
      Registers[26] = 64'd 0;
49
      Registers[27] = 64'd 0;
      Registers[28] = 64'd 0;
51
      Registers[29] = 64'd 0;
52
53
      Registers[30] = 64'd 0;
      Registers[31] = 64'd 0;
54
55
    always @(posedge clk)
56
      if(RegWrite)
57
58
           begin
           Registers[RD] = WriteData;
59
60
    always @(*)
61
62
      if(reset)
           begin
63
           ReadData1 = 64'b0;
64
           ReadData2 = 64'b0;
           end
66
      else
67
68
           begin
           ReadData1 = Registers[RS1];
           ReadData2 = Registers[RS2];
70
  endmodule
  module Instruction_Parser(
74
      input [31:0] instruction,
75
      output [6:0] opcode, funct7,
76
      output [4:0] rd , rs1 , rs2,
77
      output [2:0] funct3
78
79
80 );
81
82 assign opcode = instruction[6:0];
assign rd = instruction[11:7];
84 assign funct3 = instruction[14:12];
assign rs1 = instruction[19:15];
86 assign rs2 = instruction[24:20];
87 assign funct7 = instruction[31:25];
```

```
88
89 endmodule
91 module mux2x1
92 (
       input [63:0] a,b,
       input s ,
94
       output [63:0] data_out
95
96);
97
98 assign data_out = s ? b : a;
100 endmodule
101
module data_generator
103 (
input [31:0] instruction,
output reg [63:0] imm_data
106
107);
108
109 wire [6:0] opcode;
assign opcode = instruction[6:0];
112 always @(*)
113 begin
       case (opcode)
114
           7'b0000011: imm_data = \{\{52\{instruction[31]\}\}\}, instruction
115
      [31:20]};
           7'b0100011: imm_data = {{52{instruction[31]}}}, instruction [31:25],
116
       instruction [11:7]};
           7'b1100011: imm_data = {\{52\{instruction[31]\}\}, instruction[31]\}},
      instruction [7], instruction [30:25], instruction [11:8];
           7'b0010011: imm_data = {\{52\{instruction[31]\}\}, instruction[31:20]\};}
118
           default : imm_data = 64'd0;
119
       endcase
121 end
122
123 endmodule
125 // reg [63:0] immediate;
126 // wire [6:0] opcode;
127 // assign opcode = instruction[6:0];
129 // always @(instruction)
130 // begin
131 //
          if(instruction[6]==0) //data transfer
132 //
             if(instruction[5]==0) //load
133 //
                      immediate[11:0] = instruction [31:20];
134 //
             else if(instruction[5]==1) //store
135 //
                      immediate[11:0] = {instruction[31:25],instruction[11:7]};
          else if(instruction[6]==1) //conditional branches
136 //
137 //
              immediate[11:0] = {instruction[31],instruction[7],instruction
      [30:25] , instruction[11:8]};
138 // end
140 // assign imm_data[11:0] = immediate[11:0];
141 // assign imm_data[63:12] = {52{instruction[31]}};
```

```
142
144 // endmodule
145
146 module selector(
     input branch, ZERO,
       input [63:0] a, b,
148
       input [2:0] funct3,
149
       output reg sel
150
151 );
152
153 always@(*)
154 begin
       if (branch == 1)
155
156
           begin
                case(funct3)
157
                 3'b001: //bne
158
                 begin
159
                     if(branch == 1 & ZERO == 0)
160
                          sel = 1;
161
162
                     else
                          sel = 0;
163
164
                 end
                 3'b000: //beq
165
                begin
                     if(branch == 1 & ZERO == 1)
167
                         sel = 1;
168
                     else
169
                          sel = 0;
170
                 end
171
                 3'b101: //bge
172
                begin
173
174
                     if (a >= b)
                          sel = 1;
175
                     else
176
                          sel = 0;
177
                 end
178
              endcase
179
            end
180
      else
         sel = 0;
182
183 end
184 endmodule
186
187
189 module Program_Counter
190 (
       input clk, reset,
191
       input [63:0] PC_In,
       output reg [63:0] PC_Out
193
194);
195
reg reset_force; // variable to force 0th value after reset
198 initial
199 PC_Out <= 64'd0;
```

```
200
201
   always @(posedge clk or posedge reset) begin
202
       if (reset || reset_force) begin
203
            PC_{out} = 64'd0;
            reset_force <= 0;
205
            end
206
207
       // else if (!PCWrite) begin
208
               PC_{out} = PC_{out};
209
       // end
210
       else
211
       PC_Out = PC_In;
212
213
214 end
215
always @(negedge reset) reset_force <= 1;</pre>
217
  endmodule // Program_Counter
218
219
   module Data_Memory(
220
       input [63:0] mem_addr,
221
       input [63:0] write_data,
222
223
       input clk, mem_write, mem_read,
     output reg [63:0] read_data,
224
     output [63:0] element1,
225
     output [63:0] element2 ,
226
     output [63:0] element3,
227
     output [63:0] element4,
228
     output [63:0] element5,
229
     output [63:0] element6,
230
     output [63:0] element7,
231
232
     output [63:0] element8);
reg [0:7] data_mem[63:0];
234 initial
235 begin
       data_mem[0] = 64'd0;
236
       data_mem[1] = 64'd0;
237
       data_mem[2] = 64'd0;
238
       data_mem[3] = 64'd0;
239
       data_mem[4] = 64'd0;
240
       data_mem[5] = 64'd0;
241
       data_mem[6] = 64'd0;
242
       data_mem[7] = 64'd0;
243
       data_mem[8] = 64'd0;
244
       data_mem[9] = 64'd0;
245
       data_mem[10] = 64'd0;
246
       data_mem[11] = 64'd0;
247
       data_mem[12] = 64'd0;
248
       data_mem[13] = 64'd0;
249
       data_mem[14] = 64'd0;
250
       data_mem[15] = 64'd0;
251
       data_mem[16] = 64'd0;
252
       data_mem[17] = 64'd0;
253
       data_mem[18] = 64'd0;
254
255
       data_mem[19] = 64'd0;
       data_mem[20] = 64'd0;
256
       data_mem[21] = 64'd0;
257
```

```
data_mem[22] = 64'd0;
258
       data_mem[23] = 64'd0;
259
       data_mem[24] = 64'd0;
260
       data_mem[25] = 64'd0;
261
       data_mem[26] = 64'd0;
       data_mem[27] = 64'd0;
       data_mem[28] = 64'd0;
264
       data_mem[29] = 64'd0;
265
       data_mem[30] = 64'd0;
266
       data_mem[31] = 64'd0;
267
       data_mem[32] = 64'd0;
268
       data_mem[33] = 64'd0;
269
       data_mem[34] = 64'd0;
       data_mem[35] = 64'd0;
271
       data_mem[36] = 64'd0;
272
       data_mem[37] = 64'd0;
273
       data_mem[38] = 64'd0;
274
       data_mem[39] = 64'd0;
275
       data_mem[40] = 64'd0;
       data_mem[41] = 64'd0;
       data_mem[42] = 64'd0;
278
       data_mem[43] = 64'd0;
279
       data_mem[44] = 64'd0;
280
       data_mem[45] = 64'd0;
281
       data_mem[46] = 64'd0;
       data_mem[47] = 64'd0;
283
       data_mem[48] = 64'd0;
284
       data_mem[49] = 64'd0;
286
       data_mem[50] = 64'd0;
       data_mem[51] = 64'd0;
287
       data_mem[52] = 64'd0;
288
       data_mem[53] = 64'd0;
289
       data_mem[54] = 64'd0;
290
       data_mem[55] = 64'd0;
291
       data_mem[56] = 64'd0;
292
       data_mem[57] = 64'd0;
       data_mem[58] = 64'd0;
294
       data_mem[59] = 64'd0;
295
       data_mem[60] = 64'd0;
296
       data_mem[61] = 64'd0;
297
       data_mem[62] = 64'd0;
298
       data_mem[63] = 64'd0;
   end
   always @(negedge clk)
302
       if (mem_write)
303
           begin
304
                data_mem[mem_addr] = write_data[7:0];
                data_mem[mem_addr+1] = write_data[15:8];
306
                data_mem[mem_addr+2] = write_data[23:16];
307
                data_mem[mem_addr+3] = write_data[31:24];
                data_mem[mem_addr+4] = write_data[39:32];
309
                data_mem[mem_addr+5] = write_data[47:40];
                data_mem[mem_addr+6] = write_data[55:48];
311
                data_mem[mem_addr+7] = write_data[63:56];
312
313
314 end
315 always @(*)
```

```
begin
316
           if(mem_read)
317
           begin
318
               read_data = {data_mem[mem_addr+7], data_mem[mem_addr+6],
319
      data_mem[mem_addr+5], data_mem[mem_addr+4], data_mem[mem_addr+3],
      data_mem[mem_addr+2], data_mem[mem_addr+1], data_mem[mem_addr]};
       end
321
     assign element1= {data_mem[7],data_mem[6],data_mem[5], data_mem[4],
322
      data_mem[3], data_mem[2], data_mem[1], data_mem[0]};
     assign element2= {data_mem[15],data_mem[14],data_mem[13], data_mem[12],
323
      data_mem[11], data_mem[10], data_mem[9], data_mem[8]};
324
     assign element3= {data_mem[23],data_mem[22],data_mem[21], data_mem[20],
      data_mem[19], data_mem[18], data_mem[17], data_mem[16]};
     assign element4= {data_mem[31],data_mem[30],data_mem[29], data_mem[28],
325
      data_mem[27], data_mem[26], data_mem[25], data_mem[24]};
     assign element5= {data_mem[39],data_mem[38],data_mem[37],data_mem[36],
      data_mem[35], data_mem[34], data_mem[33], data_mem[32]};
     assign element6= {data_mem[47], data_mem[46],data_mem[45],data_mem[44],
327
      data_mem[43], data_mem[42], data_mem[41], data_mem[40]};
     assign element7= {data_mem[55], data_mem[54],data_mem[53],data_mem[52],
328
      data_mem[51], data_mem[50], data_mem[49], data_mem[48]};
     assign element8= {data_mem[63], data_mem[62],data_mem[61],data_mem[60],
329
      data_mem[59], data_mem[58], data_mem[57], data_mem[56]};
  endmodule
331
  module Instruction_Memory(
332
       input [63:0] Inst_Address,
333
334
       output reg [31:0] Instruction
  ):
335
  reg [7:0] inst_memory [131:0];
336
338 initial
339 begin
       inst_memory[0] = 8'b10010011;
340
       inst_memory[1] = 8'b00000010;
       inst_memory[2] = 8'b00110000;
342
       inst_memory[3] = 8'b00000000;
343
344
       inst_memory[4] = 8'b00100011;
345
       inst_memory[5] = 8'b00110010;
346
       inst_memory[6] = 8'b01010000;
347
       inst_memory[7] = 8'b00000000;
       inst_memory[8] = 8'b10010011;
350
       inst_memory[9] = 8'b00000010;
351
       inst_memory[10] = 8'b00100000;
352
       inst_memory[11] = 8'b00000000;
353
354
       inst_memory[12] = 8'b00100011;
355
       inst_memory[13] = 8'b00110110;
       inst_memory[14] = 8'b01010000;
357
       inst_memory[15] = 8'b00000000;
358
359
       inst_memory[16] = 8'b10010011;
360
       inst_memory[17] = 8'b00000010;
361
       inst_memory[18] = 8'b10100000;
362
       inst_memory[19] = 8'b00000000;
363
```

```
364
       inst_memory[20] = 8'b00100011;
365
       inst_memory[21] = 8'b00111010;
366
       inst_memory[22] = 8'b01010000;
367
       inst_memory[23] = 8'b00000000;
       inst_memory[24] = 8'b00010011;
370
       inst_memory[25] = 8'b00000101;
371
       inst_memory[26] = 8'b01000000;
372
       inst_memory[27] = 8'b00000000;
373
374
       inst_memory[28] = 8'b10010011;
375
       inst_memory[29] = 8'b00000101;
       inst_memory[30] = 8'b00110000;
377
       inst_memory[31] = 8'b00000000;
378
379
       inst_memory[32] = 8'b01100011;
380
       inst_memory[33] = 8'b00010110;
381
       inst_memory[34] = 8'b00000101;
382
       inst_memory[35] = 8'b00000000;
383
       //bne 101
385
       inst_memory[36] = 8'b01100011;
386
       inst_memory[37] = 8'b10010100;
387
       inst_memory[38] = 8'b00000101;
       inst_memory[39] = 8'b000000000;
389
390
       //beq 011
391
       inst_memory[40] = 8'b01100011;
392
       inst_memory[41] = 8'b00001100;
393
       inst_memory[42] = 8'b00000000;
394
       inst_memory[43] = 8'b00000100;
395
396
       inst_memory[44] = 8'b00010011;
397
       inst_memory[45] = 8'b00001001;
398
       inst_memory[46] = 8'b000000000;
399
       inst_memory[47] = 8'b000000000;
400
401
       inst_memory[48] = 8'b01100011;
402
       inst_memory[49] = 8'b00000110;
       inst_memory[50] = 8'b10111001;
404
       inst_memory[51] = 8'b00000100;
405
406
       inst_memory[52] = 8'b10110011;
       inst_memory[53] = 8'b00001001;
408
       inst_memory[54] = 8'b00100000;
409
       inst_memory[55] = 8'b00000001;
410
411
       inst_memory[56] = 8'b01100011;
412
       inst_memory[57] = 8'b10001110;
413
       inst_memory[58] = 8'b10111001;
414
       inst_memory[59] = 8'b00000010;
415
416
       inst_memory[60] = 8'b10010011;
417
       inst_memory[61] = 8'b00010010;
418
419
       inst_memory[62] = 8'b00111001;
       inst_memory[63] = 8'b00000000;
420
421
```

```
inst_memory[64] = 8'b00010011;
422
       inst_memory[65] = 8'b10010011;
423
       inst_memory[66] = 8'b00111001;
424
       inst_memory[67] = 8'b00000000;
425
       inst_memory[68] = 8'b10110011;
       inst_memory[69] = 8'b10000010;
428
       inst_memory[70] = 8'b10100010;
429
       inst_memory[71] = 8'b00000000;
430
431
       inst_memory[72] = 8'b00110011;
432
       inst_memory[73] = 8'b00000011;
433
       inst_memory[74] = 8'b10100011;
       inst_memory[75] = 8'b00000000;
435
436
       inst_memory[76] = 8'b00000011;
437
       inst_memory[77] = 8'b10111110;
438
       inst_memory[78] = 8'b00000010;
439
       inst_memory[79] = 8'b00000000;
440
441
       inst_memory[80] = 8'b10000011;
442
       inst_memory[81] = 8'b001111110;
443
       inst_memory[82] = 8'b00000011;
444
       inst_memory[83] = 8'b00000000;
445
       //bge 111
       inst_memory[84] = 8'b01100011;
447
       inst_memory[85] = 8'b01011100;
448
       inst_memory[86] = 8'b11011110;
449
450
       inst_memory[87] = 8'b00000001;
451
       inst_memory[88] = 8'b00110011;
452
       inst_memory[89] = 8'b00001111;
453
       inst_memory[90] = 8'b11000000;
454
       inst_memory[91] = 8'b00000001;
455
456
       inst_memory[92] = 8'b00110011;
457
       inst_memory[93] = 8'b00001110;
458
       inst_memory[94] = 8'b11010000;
459
       inst_memory[95] = 8'b00000001;
460
461
       inst_memory[96] = 8'b10110011;
462
       inst_memory[97] = 8'b00001110;
463
       inst_memory[98] = 8'b11100000;
464
       inst_memory[99] = 8'b00000001;
466
       inst_memory[100] =8'b00100011;
467
       inst_memory[101] =8'b10110000;
468
       inst_memory[102] =8'b11000010;
       inst_memory[103] =8'b00000001;
470
471
       inst_memory[104] =8'b00100011;
       inst_memory[105] =8'b00110000;
473
       inst_memory[106] =8'b11010011;
474
       inst_memory[107] =8'b00000001;
475
476
477
       inst_memory[108] =8'b10010011;
       inst_memory[109] =8'b10001001;
478
       inst_memory[110] =8'b00011001;
479
```

```
inst_memory[111] =8'b00000000;
480
481
       inst_memory[112] =8'b11100011;
482
       inst_memory[113] =8'b00000100;
483
       inst_memory[114] =8'b00000000;
       inst_memory[115] =8'b11111100;
486
       inst_memory[116] =8'b00010011;
487
       inst_memory[117] =8'b00001001;
488
       inst_memory[118] =8'b00011001;
489
       inst_memory[119] =8'b00000000;
490
491
       inst_memory[120] =8'b11100011;
       inst_memory[121] =8'b00001100;
493
       inst_memory[122] =8'b00000000;
494
       inst_memory[123] =8'b11111010;
495
       inst_memory[124] =8'b01100011;
497
       inst_memory[125] =8'b00000010;
498
       inst_memory[126] =8'b00000000;
499
       inst_memory[127] =8'b00000000;
501
       inst_memory[128] =8'b00010011;
502
503
       inst_memory[129] =8'b00000000;
       inst_memory[130] =8'b00000000;
       inst_memory[131] =8'b00000000;
505
506
507 end
508 always@(Inst_Address)
       Instruction = {inst_memory[Inst_Address+3],inst_memory[Inst_Address+2],
509
       inst_memory[Inst_Address+1], inst_memory[Inst_Address]};
510 endmodule
511
512 module Control_Unit
513 (
       input [6:0] Opcode,
514
       output reg [1:0] ALUOp,
515
       output reg Branch, MemRead, MemtoReg, MemWrite, ALUSrc, Regwrite
516
517);
518 always @(*)
  begin
519
       case (Opcode)
520
       7'b0110011: // R-type (add/sub)
521
           begin
                ALUSrc = 1'b0;
523
                MemtoReg = 1'b0;
524
                Regwrite = 1'b1;
525
                MemRead = 1'b0;
                MemWrite = 1'b0;
527
                Branch = 1'b0;
528
                ALUOp = 2'b10;
530
       7'b0000011: // I-type (ld)
            begin
532
                ALUSrc = 1'b1;
533
534
                MemtoReg = 1'b1;
                Regwrite = 1'b1;
535
                MemRead = 1'b1;
536
```

```
MemWrite = 1'b0;
537
538
                 Branch = 1'b0;
                 ALUOp = 2'b00;
539
            end
540
       7'b0100011: // S-type(sd)
541
            begin
                 ALUSrc = 1'b1;
543
                 MemtoReg = 1'bx;
544
                 Regwrite = 1'b0;
545
                 MemRead = 1'b0;
546
                 MemWrite = 1'b1;
547
                 Branch = 1'b0;
548
                 ALUOp = 2'b00;
549
550
       7'b0010011: // I-type (addi)
551
            begin
552
                 ALUSrc = 1'b1;
553
                 MemtoReg = 1'b0;
554
                 Regwrite = 1'b1;
555
                 MemRead = 1'b1;
                 MemWrite = 1'b0;
                 Branch = 1'b0;
558
                 ALUOp = 2'b00;
559
560
       7'b1100011: // SB-type (beq/bne/bge)
            begin
562
                 ALUSrc = 1'b0;
563
                 MemtoReg = 1'bx;
564
                 Regwrite = 1'b0;
                 MemRead = 1'b0;
566
                 MemWrite = 1'b0;
567
                 Branch = 1'b1;
568
569
                 ALUOp = 2'b01;
570
            end
       default: begin
571
                 ALUSrc = 1'b0;
                 MemtoReg = 1'b0;
573
                 Regwrite = 1'b0;
574
                 MemRead = 1'b0;
575
                 MemWrite = 1'b0;
                 Branch = 1'b0;
577
                 ALUOp = 2'b00;
578
579
       end
        endcase
581 end
582 endmodule
584 module ALU_Control
585 (
       input [1:0] ALUOp,
586
       input [3:0] Funct,
       output reg [3:0] Operation
589 );
590 always@(*)
591 begin
       case(ALUOp)
593
            2'b00: //for both addi and slli
                 begin
594
```

```
case(Funct[2:0])
595
                      3'b000: //addi
596
                      begin
597
                           Operation = 4'b0010;
598
                      end
599
                      3'b001: //slli
                      begin
601
                           Operation = 4'b1000;
602
603
604
                    endcase
                 end
605
            2'b01:
606
                 begin
607
                 Operation = 4'b0110;
608
609
             2'b10:
610
                 begin
611
                 case(Funct)
612
                 4'b0000:
613
                      begin
614
                      Operation = 4'b0010;
                      end
616
                 4'b1000:
617
618
                      begin
619
                      Operation = 4'b0110;
                      end
620
                 4'b0111:
621
                      begin
622
                      Operation = 4'b0000;
624
                 4'b0110:
625
                      begin
626
                      Operation = 4'b0001;
627
                      end
628
                 endcase
629
                 end
630
        endcase
631
632 end
633 endmodule
634
   module alu_64(
635
     input [63:0] a,
636
        input [63:0] b,
637
        input [3:0] ALUOp,
638
639
     output reg [63:0] Result,
       output reg ZERO
640
641 );
642 always @ (*)
643 begin
        case(ALUOp)
644
        4'b0000 :
645
             begin
             Result = a&b;
647
             end
648
        4'b0001 :
649
650
             begin
651
             Result = a|b;
            end
652
```

```
4'b0010 :
653
           begin
654
            Result = a+b;
655
           end
656
       4'b0110:
657
           begin
            Result = a-b;
659
           end
660
       4'b1100:
661
           begin
662
           Result = ^{(a|b)};
663
           end
664
       4'b1000:
           begin
666
                Result = a << b;
667
            end
668
       default : Result = 0;
670 endcase
671
672 if (Result == 64'b0)
       ZERO = 1'b1;
674 else
       ZERO = 1'b0;
675
677 end
678 endmodule
679
680
682 module RISC_V_Processor(
input clk, reset
684);
686 //Mux output
687 wire [63:0] PC_In_from_mux;
688 //Program counter output
689 wire [63:0] PC_Out;
690 //Adders outputs
691 wire [63:0] a1_out;
692 wire [63:0] a2_out;
693 //Input to Adder a1
694 wire [63:0] b_in = 64'd4;
695 //Output from IM
696 wire [31:0] Instruction;
697 //Output from IP
698 wire [4:0] rd;
699 wire [4:0] rs1;
700 wire [4:0] rs2;
701 wire [6:0] opcode;
702 wire [6:0] funct7;
703 wire [2:0] funct3;
704 //Outputs from RegisterFile
705 wire [63:0] ReadData1;
706 wire [63:0] ReadData2;
707 //Outputs from Control Unit
708 wire [1:0] ALUOp;
vire Branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite;
710 //Outputs from ALU Control
```

```
711 wire [3:0] Operation;
712 //Funct input to ALU_Control
713 wire [3:0] Funct;
714 assign Funct = {Instruction[30], Instruction[14:12]};
715 //Output from ALU
716 wire [63:0] Result_from_alu;
717 wire zero_output;
718 //Output from Data generator
719 wire [63:0] imm_data;
720 //Output from mux2
721 wire [63:0] out_from_mux2;
722 //sel for mux1
723 wire sel;
724 //Output from Data memory
725 wire [63:0] out_from_DM;
726 //Output from mux3
727 wire [63:0] out_from_mux3;
728 //Input to Adder a2
729 wire [63:0] b_adder2;
730 assign b_adder2 = imm_data << 1;</pre>
732 Program_Counter pc (.clk(clk), .reset(reset), .PC_In(PC_In_from_mux), .
      PC_Out(PC_Out));
733
734 Adder a1 (.a(PC_Out), .b(b_in), .out(a1_out));
735
  Adder a2(.a(PC_Out), .b(b_adder2), .out(a2_out));
  mux2x1 mux1(.a(a1_out), .b(a2_out), .s(sel), .data_out(PC_In_from_mux));
738
739
  Instruction_Memory im(.Inst_Address(PC_Out), .Instruction(Instruction));
740
  Instruction_Parser ip(.instruction(Instruction), .rd(rd), .rs1(rs1), .rs2(
      rs2), .funct3(funct3), .funct7(funct7), .opcode(opcode));
743
744 registerFile rf(.WriteData(out_from_mux3), .RS1(rs1), .RS2(rs2), .RD(rd), .
      clk(clk), .reset(reset), .RegWrite(RegWrite), .ReadData1(ReadData1), .
      ReadData2(ReadData2));
745
746 Control_Unit cu(
       .Opcode(opcode),
747
       .ALUOp(ALUOp),
748
749
       .Branch(Branch)
       . MemRead(MemRead),
       . MemtoReg(MemtoReg),
751
       .MemWrite(MemWrite),
752
       .ALUSrc(ALUSrc),
753
       .Regwrite(RegWrite));
754
755
756 ALU_Control aluc(
       .ALUOp(ALUOp),
757
       .Funct(Funct),
758
       .Operation(Operation));
759
760
761 data_generator dg(
762
       .instruction(Instruction),
       .imm_data(imm_data));
763
764
```


```
765 mux2x1 mux2(
       .a(ReadData2),
766
767
       .b(imm_data),
       .s(ALUSrc),
768
       .data_out(out_from_mux2));
771 alu_64 alu(
       .a(ReadData1),
772
       .b(out_from_mux2),
773
       .ALUOp(Operation),
774
       .Result(Result_from_alu),
775
       .ZERO(zero_output));
776
   selector s(
778
       .branch(Branch),
779
       .ZERO(zero_output),
780
       .a(ReadData1),
781
       .b(out_from_mux2),
782
       .funct3(funct3),
783
       .sel(sel));
784
785
     Data_Memory dm(.mem_addr(Result_from_alu), .write_data(ReadData2), .clk(
786
      clk), .mem_write(MemWrite), .mem_read(MemRead), .read_data(out_from_DM),
        .element1(el1), .element2(el2), .element3(el3), .element4(el4), .
      element5(el5), .element6(el6), .element7(el7), .element8(el8));
787
   mux2x1 mux3(
788
       .b(out_from_DM),
789
790
       .a(Result_from_alu),
       .s(MemtoReg),
791
       .data_out(out_from_mux3));
792
794
   always @(posedge clk)
       begin
795
           $monitor(
796
           "PC_In = ", PC_In_from_mux,
            ", PC_Out = ", PC_Out,
798
             , Instruction = %b", Instruction,
799
             , Opcode = %b", opcode,
800
            ", Funct3 = %b", funct3,
            ", Zero = %b", zero_output,
802
            ", Branch = %d", Branch,
803
            ", sel = %d", sel,
            ", rs1 = %d", rs1,
           ", rs2 = %d", rs2,
806
           ", rd = %d", rd,
807
            ", funct7 = %b", funct7,
808
            ", ALUOp = %b", ALUOp,
           ", imm_data = %d", imm_data,
810
           ", Operation = %b", Operation
811
813
814 endmodule
```

Test Bench:

```
module tb();
2
```

```
₃ reg clk, reset;
5 RISC_V_Processor processor(.clk(clk), .reset(reset));
7 initial
8 begin
9 $dumpfile("dump.vcd");
$dumpvars();
clk = 1'd0;
reset = 1'd1;
13 #10
reset = 1'd0;
   #1200
   $finish;
16
17 end
18
19 always #5 clk=~clk;
21 endmodule
```

Result from Test Bench: Wave Diagram



Task 2

3.1 5 Stage Pipelining

We now modified the said processor to make it a pipelined one (5 stages). We then tested and ran each instruction separately to verify that the pipelined version can at least execute one instruction correctly in isolation.

```
2 module Adder(
      input [63:0] a, b,
3
      output reg [63:0] out
4
5);
6 always@(*)
      out = a + b;
8 endmodule
module alu_64(
input [63:0] a,
     input [63:0] b,
     input [3:0] ALUOp,
     output reg ZERO,
15
  output reg [63:0] Result
16
17);
18 always @ (*)
19 begin
      case(ALUOp)
20
      4'b0000 :
           begin
           Result = a&b;
23
           end
24
      4'b0001 :
          begin
26
           Result = a|b;
27
          end
28
      4'b0010 :
          begin
30
           Result = a+b;
31
          end
32
      4'b0110:
```

```
begin
34
           Result = a-b;
           end
36
      4'b1100:
37
           begin
           Result = ^{(a|b)};
40
      4'b1000:
41
          begin
42
               Result = a << b;
44
      default : Result = 0;
46 endcase
48 if (Result == 64'd0)
ZERO = 1'b0;
50 else
     ZER0 = 1'b0;
52
53 end
54 endmodule
56
57 module ALU_Control
      input [1:0] ALUOp,
     input [3:0] Funct,
      output reg [3:0] Operation
62);
63 always@(*)
64 begin
     case(ALUOp)
          2'b00: //for both addi and slli
67
               begin
                   case(Funct[2:0])
68
                   3'b000: //addi
69
70
                   begin
                        Operation = 4'b0010;
71
72
                   3'b001: //slli
74
                       Operation = 4'b1000;
75
76
                 endcase
               end
78
           2'b01:
79
               begin
80
               Operation = 4'b0110;
82
           2'b10:
83
               begin
               case(Funct)
               4'b0000:
86
                   begin
87
                   Operation = 4'b0010;
88
                   end
               4'b1000:
90
                   begin
91
```

```
Operation = 4'b0110;
92
93
                     end
                 4'b0111:
94
                     begin
95
                     Operation = 4'b0000;
                     end
                 4'b0110:
98
                     begin
99
                     Operation = 4'b0001;
100
101
                 endcase
102
                 end
103
        endcase
105 end
106 endmodule
108
109
110
111 module Control_Unit
112 (
        input [6:0] Opcode,
113
114
        output reg [1:0] ALUOp,
        output reg Branch, MemRead, MemtoReg, MemWrite, ALUSrc, Regwrite
115
116);
117 always @(*)
118 begin
        case (Opcode)
119
        7'b0110011: // R-type (add/sub)
120
            begin
121
                 ALUSrc = 1'b0;
122
                 MemtoReg = 1'b0;
123
124
                 Regwrite = 1'b1;
                 MemRead = 1'b0;
                 MemWrite = 1'b0;
126
                 Branch = 1'b0;
127
                 ALUOp = 2'b10;
128
            end
129
        7'b0000011: // I-type (ld)
130
131
            begin
                 ALUSrc = 1'b1;
132
                 MemtoReg = 1'b1;
133
                 Regwrite = 1'b1;
134
                 MemRead = 1'b1;
                 MemWrite = 1'b0;
136
                 Branch = 1'b0;
137
                 ALUOp = 2'b00;
138
139
            end
        7'b0100011: // S-type(sd)
140
            begin
141
                 ALUSrc = 1'b1;
142
                 MemtoReg = 1'bx;
143
                 Regwrite = 1'b0;
144
                 MemRead = 1'b0;
145
                 MemWrite = 1'b1;
146
                 Branch = 1'b0;
147
                 ALUOp = 2'b00;
148
            end
149
```

```
7'b0010011: // I-type (addi)
150
            begin
151
                ALUSrc = 1'b1;
                MemtoReg = 1'b0;
153
                Regwrite = 1'b1;
                MemRead = 1'b1;
                MemWrite = 1'b0;
156
                Branch = 1'b0;
                ALUOp = 2'b00;
158
            end
159
       7'b1100011: // SB-type (beq/bne/bge)
160
            begin
161
                ALUSrc = 1'b0;
                MemtoReg = 1'bx;
163
                Regwrite = 1'b0;
164
                MemRead = 1'b0;
165
                MemWrite = 1'b0;
166
                Branch = 1'b1;
167
                ALUOp = 2'b01;
            end
169
       default: begin
                ALUSrc = 1'b0;
171
                MemtoReg = 1'b0;
172
173
                Regwrite = 1'b0;
                MemRead = 1'b0;
174
                MemWrite = 1'b0;
175
                Branch = 1'b0:
176
                ALUOp = 2'b00;
177
178
       end
       endcase
179
180 end
  endmodule
182
183 module Forwarding_Unit
184
       input EXMEM_ReadData2, MEMWB_read_data,
185
     input rs1, rs2,
186
       input EXMEM_Regwrite,
187
       input MEMWB_RegWrite,
188
189
       output reg [1:0] fwd_A,
190
       output reg [1:0] fwd_B
191
192
   );
193
194
195
  always @(*) begin
196
197
       if (EXMEM_ReadData2 == rs1 && EXMEM_Regwrite && EXMEM_ReadData2 != 0)
198
            begin
199
                fwd_A = 2'b10;
200
201
202
       else if (((MEMWB_read_data == rs1) && MEMWB_RegWrite && (
203
       MEMWB_read_data != 0))
204
                !(EXMEM_Regwrite && (EXMEM_ReadData2 != 0) && (EXMEM_ReadData2
205
      == rs1)))
```

```
begin
206
                 fwd_A = 2'b01;
207
208
209
       else
210
            begin
                 fwd_A = 2'b00;
212
            end
213
214
215
     if ((EXMEM_ReadData2 == rs2) && (EXMEM_Regwrite) && (EXMEM_ReadData2 !=
216
       0))
217
            begin
                 fwd_B = 2'b10;
218
219
220
       else if (((MEMWB_read_data == rs2) && (MEMWB_RegWrite == 1) && (
221
       MEMWB_read_data != 0))
                 &&
222
                 !(EXMEM_Regwrite && (EXMEM_ReadData2 != 0) && (EXMEM_ReadData2
223
       == rs2)
                 ))
224
            begin
225
                 fwd_B = 2'b01;
226
227
            end
228
       else
229
            begin
230
                 fwd_B = 2'b00;
232
233 end
235 endmodule // Forwarding Unit
236
237 module MUX_Triple
238 (
       input [63:0] a, b, c,
239
       input [1:0] sel,
240
       output reg [63:0] Res
241
242 );
243
244 always@(*)
245 begin
       case (sel)
       2'b00: Res = a;
247
       2'b01: Res = b;
248
       2'b10: Res = c;
249
            default: Res = 2'bX;
250
       endcase
251
252
253 end
255
256 endmodule // Triple MUX
257
258
259
260 module data_generator
```

```
261 (
input [31:0] instruction,
output reg [63:0] imm_data
264
265 );
266
267 wire [6:0] opcode;
268 assign opcode = instruction[6:0];
270 always @(*)
271 begin
       case (opcode)
272
            7'b0000011: imm_data = \{\{52\{instruction[31]\}\}\}, instruction
       [31:20]};
            7'b0100011: imm_data = \{\{52\{instruction[31]\}\}, instruction[31:25],\}
274
        instruction [11:7]};
           7'b1100011: imm_data = {\{52\{instruction[31]\}\}, instruction[31]\}},
       instruction [7], instruction [30:25], instruction [11:8];
            7'b0010011: imm_data = {\{52\{instruction[31]\}\}, instruction[31:20]\};}
            default : imm_data = 64'd0;
       endcase
278
   end
279
280
   endmodule
   module Data_Memory(
283
       input [63:0] mem_addr,
284
       input [63:0] write_data,
       input clk, mem_write, mem_read,
       output reg [63:0] read_data
287
288 );
reg [0:7] data_mem[63:0];
290 initial
291 begin
       data_mem[0] = 64'd0;
292
       data_mem[1] = 64'd0;
293
       data_mem[2] = 64'd0;
294
       data_mem[3] = 64'd0;
295
       data_mem[4] = 64'd0;
296
       data_mem[5] = 64'd0;
297
       data_mem[6] = 64'd0;
298
       data_mem[7] = 64'd0;
299
     data_mem[8] = 64'h8;
300
       data_mem[9] = 64'd0;
301
     data_mem[10] = 64'h10;
302
       data_mem[11] = 64'd0;
303
       data_mem[12] = 64'd0;
304
       data_mem[13] = 64'd0;
305
       data_mem[14] = 64'd0;
306
       data_mem[15] = 64'd0;
307
       data_mem[16] = 64'd0;
       data_mem[17] = 64'd0;
309
       data_mem[18] = 64'd0;
310
       data_mem[19] = 64'd0;
311
       data_mem[20] = 64'd0;
312
313
       data_mem[21] = 64'd0;
       data_mem[22] = 64'd0;
314
       data_mem[23] = 64'd0;
315
```

```
data_mem[24] = 64'd0;
316
       data_mem[25] = 64'd0;
317
       data_mem[26] = 64'd0;
318
       data_mem[27] = 64'd0;
319
       data_mem[28] = 64'd0;
       data_mem[29] = 64'd0;
321
       data_mem[30] = 64'd0;
322
       data_mem[31] = 64'd0;
323
       data_mem[32] = 64'd0;
324
       data_mem[33] = 64'd0;
325
       data_mem[34] = 64'd0;
326
       data_mem[35] = 64'd0;
327
       data_mem[36] = 64'd0;
       data_mem[37] = 64'd0;
329
       data_mem[38] = 64'd0;
       data_mem[39] = 64'd0;
331
       data_mem[40] = 64'd8;
332
       data_mem[41] = 64'd0;
333
       data_mem[42] = 64'd0;
334
       data_mem[43] = 64'd0;
335
       data_mem[44] = 64'd0;
336
       data_mem[45] = 64'd0;
337
       data_mem[46] = 64'd0;
338
       data_mem[47] = 64'd0;
339
       data_mem[48] = 64'd0;
       data_mem[49] = 64'd0;
341
       data_mem[50] = 64'd0;
342
       data_mem[51] = 64'd0;
343
344
       data_mem[52] = 64'd0;
       data_mem[53] = 64'd0;
345
       data_mem[54] = 64'd0;
346
       data_mem[55] = 64'd0;
347
348
       data_mem[56] = 64'd0;
       data_mem[57] = 64'd0;
349
       data_mem[58] = 64'd0;
350
       data_mem[59] = 64'd0;
351
       data_mem[60] = 64'd0;
352
       data_mem[61] = 64'd0;
353
       data_mem[62] = 64'd0;
354
       data_mem[63] = 64'd0;
356
   end
   always @(negedge clk)
357
358
   begin
       if (mem_write)
359
360
            begin
                data_mem[mem_addr] = write_data[7:0];
361
                data_mem[mem_addr+1] = write_data[15:8];
362
                data_mem[mem_addr+2] = write_data[23:16];
                data_mem[mem_addr+3] = write_data[31:24];
364
                data_mem[mem_addr+4] = write_data[39:32];
365
                data_mem[mem_addr+5] = write_data[47:40];
                data_mem[mem_addr+6] = write_data[55:48];
367
                data_mem[mem_addr+7] = write_data[63:56];
368
            end
369
370 end
371
     always @(*)
       begin
372
            if(mem_read)
373
```

```
374
            begin
                read_data = {data_mem[mem_addr+7], data_mem[mem_addr+6],
375
       data_mem[mem_addr+5], data_mem[mem_addr+4], data_mem[mem_addr+3],
       data_mem[mem_addr+2], data_mem[mem_addr+1], data_mem[mem_addr]};
       end
   endmodule
378
379
380
381
   module EX_MEM(
382
       input clk, reset, ZERO,
383
       input [63:0] out, Result, IDEX_ReadData2,
       input [4:0] IDEX_inst2,
385
       input IDEX_Branch, IDEX_MemRead, IDEX_MemtoReg, IDEX_MemWrite,
386
       IDEX_Regwrite,
       output reg EXMEM_ZERO,
387
       output reg [4:0] EXMEM_inst2,
388
       output reg [63:0] EXMEM_out, EXMEM_Result, EXMEM_ReadData2,
389
       output reg EXMEM_Branch, EXMEM_MemRead, EXMEM_MemtoReg, EXMEM_MemWrite,
        EXMEM_Regwrite
  );
391
392
393
       always @(posedge clk or reset)
       begin
            if(clk)
395
               begin
396
                     EXMEM_out = out;
                     EXMEM_ZERO = ZERO;
398
                     EXMEM_Result = Result;
399
                     EXMEM_ReadData2 = IDEX_ReadData2;
400
                     EXMEM_inst2 = IDEX_inst2;
401
                     EXMEM_Branch = IDEX_Branch;
402
                     EXMEM_MemRead = IDEX_MemRead;
403
                     EXMEM_MemtoReg = IDEX_MemtoReg;
404
                     EXMEM_MemWrite= IDEX_MemWrite;
                     EXMEM_Regwrite = IDEX_Regwrite;
406
                end
407
            else
408
                begin
                     EXMEM_out = 0;
410
                     EXMEM_ZERO = 0;
411
                     EXMEM_Result = 0;
412
                     EXMEM_ReadData2 = 0;
                     EXMEM_inst2 = 0;
414
                     EXMEM_Branch = 0;
415
                     EXMEM_MemRead = 0;
416
                     EXMEM_MemtoReg = 0;
417
                     EXMEM_MemWrite= 0;
418
                     EXMEM_Regwrite=0;
419
                end
420
       end
421
   endmodule
422
423
424
425
426
427
```

```
428 module ID_EX(
       input clk, reset,
429
       input [3:0] inst1,
430
       input [4:0] inst2,
431
       input [63:0] ReadData1, ReadData2, PC_Out, imm_data,
432
       input [1:0] ALUOp,
       input Branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite,
434
       output reg [3:0] IDEX_inst1,
435
       output reg [4:0] IDEX_inst2,
436
       output reg [63:0] IDEX_PC_Out, IDEX_ReadData1, IDEX_ReadData2,
437
       IDEX_imm_data,
       output reg [1:0] IDEX_ALUOp,
438
       output reg IDEX_Branch, IDEX_MemRead, IDEX_MemtoReg, IDEX_MemWrite,
       IDEX_ALUSrc, IDEX_Regwrite
  );
440
441
   always @(posedge clk or reset)
443
       begin
            if(clk)
444
                begin
445
                     IDEX_PC_Out = PC_Out;
446
                     IDEX_ReadData1 = ReadData1;
447
                     IDEX_ReadData2 = ReadData2;
448
                     IDEX_imm_data = imm_data;
449
                     IDEX_inst1 = inst1;
                     IDEX_inst2 = inst2;
451
                     IDEX_Branch = Branch;
452
                     IDEX_MemRead = MemRead;
454
                     IDEX_MemWrite = MemWrite;
                     IDEX_ALUSrc = ALUSrc;
455
                     IDEX_Regwrite = RegWrite;
456
                     IDEX_ALUOp = ALUOp;
457
                     IDEX_MemtoReg = MemtoReg;
458
459
                end
460
            else
                begin
462
                     IDEX_PC_Out = 0;
463
                     IDEX_ReadData1 = 0;
464
                     IDEX_ReadData2 = 0;
                     IDEX_imm_data = 0;
466
                     IDEX_inst1 = 0;
467
                     IDEX_inst2 = 0;
                     IDEX_Branch = 0;
                     IDEX_MemRead = 0;
470
                     IDEX_MemWrite = 0;
471
                     IDEX_ALUSrc = 0;
472
                     IDEX_Regwrite = 0;
473
                     IDEX_ALUOp = 0;
474
                     IDEX_MemtoReg = 0;
475
                end
       end
477
478
   endmodule
479
480
481
482
483 module IF_ID(
```

```
input clk, reset,
484
       input [31:0] instruction,
485
       input [63:0] PC_Out,
486
       output reg [31:0] IFID_instruction,
487
       output reg [63:0] IFID_PC_Out
489
490
491
492
  always @(posedge clk or reset)
494
   begin
       if(clk)
495
                IFID_instruction = instruction;
497
                IFID_PC_Out = PC_Out;
498
            end
499
       else
500
501
            begin
                IFID_instruction = 0;
502
                IFID_PC_Out = 0;
503
            end
505 end
506 endmodule
507
509
510 module Instruction_Memory(
       input [63:0] Inst_Address,
       output reg [31:0] Instruction
513 );
reg [7:0] inst_memory [131:0];
516 initial
517 begin
518
       inst_memory[0] = 8'b10000011;
519
       inst_memory[1] = 8'b00110100;
520
       inst_memory[2] = 8'b10000101;
521
       inst_memory[3] = 8'b00000010;
522
523
524
     {inst_memory[7],inst_memory[6],inst_memory[5],inst_memory[4]}=32'
525
      h00548513;
       // inst_memory[0] = 8'b10010011;
526
       // inst_memory[1] = 8'b00000010;
527
       // inst_memory[2] = 8'b00110000;
528
       // inst_memory[3] = 8'b00000000;
529
530
       // inst_memory[4] = 8'b00100011;
531
       // inst_memory[5] = 8'b00110010;
532
       // inst_memory[6] = 8'b01010000;
533
       // inst_memory[7] = 8'b00000000;
534
535
       // inst_memory[8] = 8'b10010011;
536
       // inst_memory[9] = 8'b00000010;
537
538
       // inst_memory[10] = 8'b00100000;
       // inst_memory[11] = 8'b00000000;
539
540
```

```
// inst_memory[12] = 8'b00100011;
541
       // inst_memory[13] = 8'b00110110;
542
       // inst_memory[14] = 8'b01010000;
543
       // inst_memory[15] = 8'b00000000;
544
       // inst_memory[16] = 8'b10010011;
       // inst_memory[17] = 8'b00000010;
547
       // inst_memory[18] = 8'b10100000;
548
       // inst_memory[19] = 8'b00000000;
549
550
       // inst_memory[20] = 8'b00100011;
551
       // inst_memory[21] = 8'b00111010;
552
       // inst_memory[22] = 8'b01010000;
       // inst_memory[23] = 8'b000000000;
554
555
       // inst_memory[24] = 8'b00010011;
       // inst_memory[25] = 8'b00000101;
557
       // inst_memory[26] = 8'b01000000;
558
       // inst_memory[27] = 8'b000000000;
559
560
       // inst_memory[28] = 8'b10010011;
       // inst_memory[29] = 8'b00000101;
562
       // inst_memory[30] = 8'b00110000;
563
       // inst_memory[31] = 8'b00000000;
564
       // inst_memory[32] = 8'b01100011;
566
       // inst_memory[33] = 8'b00010110;
567
       // inst_memory[34] = 8'b00000101;
568
       // inst_memory[35] = 8'b00000000;
569
570
       // //bne 101
571
       // inst_memory[36] = 8'b01100011;
572
573
       // inst_memory[37] = 8'b10010100;
       // inst_memory[38] = 8'b00000101;
574
       // inst_memory[39] = 8'b00000000;
575
       // //beq 011
577
       // inst_memory[40] = 8'b01100011;
578
       // inst_memory[41] = 8'b00001100;
579
       // inst_memory[42] = 8'b000000000;
       // inst_memory[43] = 8'b00000100;
581
582
       // inst_memory[44] = 8'b00010011;
583
       // inst_memory[45] = 8'b00001001;
       // inst_memory[46] = 8'b000000000;
585
       // inst_memory[47] = 8'b000000000;
586
587
       // inst_memory[48] = 8'b01100011;
       // inst_memory[49] = 8'b00000110;
589
       // inst_memory[50] = 8'b10111001;
590
       // inst_memory[51] = 8'b00000100;
591
592
       // inst_memory[52] = 8'b10110011;
593
       // inst_memory[53] = 8'b00001001;
594
       // inst_memory[54] = 8'b00100000;
595
596
       // inst_memory[55] = 8'b00000001;
597
       // inst_memory[56] = 8'b01100011;
598
```

```
// inst_memory[57] = 8'b10001110;
599
       // inst_memory[58] = 8'b10111001;
600
       // inst_memory[59] = 8'b00000010;
601
602
       // inst_memory[60] = 8'b10010011;
       // inst_memory[61] = 8'b00010010;
       // inst_memory[62] = 8'b00111001;
605
       // inst_memory[63] = 8'b000000000;
606
607
       // inst_memory[64] = 8'b00010011;
608
       // inst_memory[65] = 8'b10010011;
609
       // inst_memory[66] = 8'b00111001;
610
       // inst_memory[67] = 8'b000000000;
612
       // inst_memory[68] = 8'b10110011;
613
       // inst_memory[69] = 8'b10000010;
614
       // inst_memory[70] = 8'b10100010;
615
       // inst_memory[71] = 8'b000000000;
616
617
       // inst_memory[72] = 8'b00110011;
618
       // inst_memory[73] = 8'b00000011;
619
       // inst_memory[74] = 8'b10100011;
620
       // inst_memory[75] = 8'b00000000;
621
622
       // inst_memory[76] = 8'b00000011;
       // inst_memory[77] = 8'b10111110;
624
       // inst_memory[78] = 8'b00000010;
625
       // inst_memory[79] = 8'b000000000;
627
       // inst_memory[80] = 8'b10000011;
628
       // inst_memory[81] = 8'b00111110;
629
       // inst_memory[82] = 8'b00000011;
630
631
       // inst_memory[83] = 8'b00000000;
       // //bge 111
632
       // inst_memory[84] = 8'b01100011;
633
       // inst_memory[85] = 8'b01011100;
       // inst_memory[86] = 8'b11011110;
635
       // inst_memory[87] = 8'b00000001;
636
637
       // inst_memory[88] = 8'b00110011;
       // inst_memory[89] = 8'b00001111;
639
       // inst_memory[90] = 8'b11000000;
640
       // inst_memory[91] = 8'b00000001;
641
       // inst_memory[92] = 8'b00110011;
643
       // inst_memory[93] = 8'b00001110;
644
       // inst_memory[94] = 8'b11010000;
645
       // inst_memory[95] = 8'b00000001;
647
       // inst_memory[96] = 8'b10110011;
648
       // inst_memory[97] = 8'b00001110;
649
       // inst_memory[98] = 8'b11100000;
650
       // inst_memory[99] = 8'b00000001;
651
652
       // inst_memory[100] =8'b00100011;
653
654
       // inst_memory[101] =8'b10110000;
       // inst_memory[102] =8'b11000010;
655
       // inst_memory[103] =8'b00000001;
656
```

```
657
       // inst_memory[104] =8'b00100011;
658
       // inst_memory[105] =8'b00110000;
659
       // inst_memory[106] =8'b11010011;
660
       // inst_memory[107] =8'b00000001;
       // inst_memory[108] =8'b10010011;
663
       // inst_memory[109] =8'b10001001;
664
       // inst_memory[110] =8'b00011001;
665
       // inst_memory[111] =8'b00000000;
666
667
       // inst_memory[112] =8'b11100011;
668
       // inst_memory[113] =8'b00000100;
       // inst_memory[114] =8'b00000000;
670
       // inst_memory[115] =8'b111111100;
671
672
       // inst_memory[116] =8'b00010011;
673
       // inst_memory[117] =8'b00001001;
674
       // inst_memory[118] =8'b00011001;
675
       // inst_memory[119] =8'b00000000;
676
677
       // inst_memory[120] =8'b11100011;
678
       // inst_memory[121] =8'b00001100;
679
       // inst_memory[122] =8'b00000000;
680
       // inst_memory[123] =8'b11111010;
682
       // inst_memory[124] =8'b01100011;
683
       // inst_memory[125] =8'b00000010;
       // inst_memory[126] =8'b00000000;
       // inst_memory[127] =8'b00000000;
686
687
       // inst_memory[128] =8'b00010011;
688
689
       // inst_memory[129] =8'b00000000;
       // inst_memory[130] =8'b00000000;
690
       // inst_memory[131] =8'b00000000;
691
692
  always@(Inst_Address)
694
       Instruction = {inst_memory[Inst_Address+3],inst_memory[Inst_Address+2],
695
      inst_memory[Inst_Address+1], inst_memory[Inst_Address]};
   endmodule
696
697
698
700
  module Instruction_Parser(
701
       input [31:0] instruction,
702
       output [6:0] opcode, funct7,
703
       output [4:0] rd , rs1 , rs2,
704
       output [2:0] funct3
705
707);
708
709 assign opcode = instruction[6:0];
710 assign rd = instruction[11:7];
711 assign funct3 = instruction[14:12];
712 assign rs1 = instruction[19:15];
713 assign rs2 = instruction[24:20];
```

```
714 assign funct7 = instruction[31:25];
716 endmodule
717
718
720
721 module MEM_WB(
       input clk, reset,
722
       input [63:0] read_data, Result,
723
       input EXMEM_MemtoReg, EXMEM_RegWrite,
724
       input [4:0] EXMEM_inst2,
725
       output reg [63:0] MEMWB_read_data, MEMWB_Result,
727
       output reg MEMWB_MemtoReg, MEMWB_RegWrite,
       output reg [4:0] MEMWB_inst2
728
729 );
       always @(posedge clk or reset)
730
       begin
731
           if(clk)
732
                begin
733
                     MEMWB_read_data = read_data;
                     MEMWB_Result = Result;
735
                     MEMWB_MemtoReg = EXMEM_MemtoReg;
736
737
                     MEMWB_RegWrite = EXMEM_RegWrite;
                     MEMWB_inst2 = EXMEM_inst2;
739
                end
740
           else
741
                begin
                     MEMWB_read_data = 0;
743
                     MEMWB_Result = 0;
744
                     MEMWB_MemtoReg = 0;
745
746
                     MEMWB_RegWrite = 0;
747
                     MEMWB_inst2 = 0;
                end
748
       end
749
750 endmodule
751
752
753 module mux2x1
754 (
       input [63:0] a,b,
755
       input s
       output [63:0] data_out
758);
759
760 assign data_out = s ? b : a;
762 endmodule
763
765 module Program_Counter
766 (
       input clk, reset,
767
       input [63:0] PC_In,
       output reg [63:0] PC_Out
770 );
771
```

```
reg reset_force; // variable to force 0th value after reset
774 initial
775 PC_Out <= 64'd0;
777
778 always @(posedge clk or posedge reset) begin
       if (reset || reset_force) begin
779
            PC_{out} = 64'd0;
            reset_force <= 0;
781
            end
782
783
       // else if (!PCWrite) begin
       // PC_Out = PC_Out;
785
       // end
786
       else
787
       PC_Out = PC_In;
788
789
790 end
791
792 always @(negedge reset) reset_force <= 1;</pre>
793
794 endmodule // Program_Counter
795
796
797
798 module registerFile(
       input [63:0] WriteData,
799
800
       input [4:0] RS1,
       input [4:0] RS2,
801
       input [4:0] RD,
802
       input RegWrite, clk, reset,
804
       output reg [63:0] ReadData1,
       output reg [63:0] ReadData2
805
806);
807 reg [63:0] Registers [31:0];
   initial
808
       begin
809
       Registers[0] = 64'd 0;
810
       Registers[1] = 64'd 0;
811
       Registers[2] = 64'd 0;
812
       Registers[3] = 64'd 0;
813
       Registers[4] = 64'd 0;
814
       Registers[5] = 64'd 0;
815
       Registers[6] = 64'd 0;
816
       Registers[7] = 64'd 0;
817
       Registers[8] = 64'd 0;
818
       Registers[9] = 64'd 0;
819
       Registers[10] = 64'd 0;
820
       Registers[11] = 64'd 0;
821
       Registers[12] = 64'd0;
822
       Registers[13] = 64'd 0;
823
       Registers[14] = 64'd 0;
824
       Registers[15] = 64'd 0;
825
       Registers[16] = 64'd0;
826
827
       Registers[17] = 64'd 0;
       Registers[18] = 64'd0;
828
       Registers[19] = 64'd 0;
829
```

```
Registers[20] = 64'd 0;
830
        Registers[21] = 64'd0;
831
        Registers[22] = 64'd0;
832
       Registers[23] = 64'd0;
833
       Registers[24] = 64'd0;
834
       Registers[25] = 64'd0;
       Registers [26] = 64'd 0;
836
       Registers[27] = 64'd0;
837
       Registers[28] = 64'd0;
838
       Registers[29] = 64'd 0;
839
       Registers[30] = 64'd 0;
840
       Registers[31] = 64'd 0;
841
       end
843
   always @(negedge clk)
       if(RegWrite)
844
            begin
845
            Registers[RD] = WriteData;
846
847
     always @(*)
848
       if(reset)
849
            begin
            ReadData1 = 64'b0;
851
            ReadData2 = 64'b0;
852
            end
853
       else
            begin
855
            ReadData1 = Registers[RS1];
856
            ReadData2 = Registers[RS2];
857
   endmodule
859
860
861 module selector(
       input branch, ZERO,
862
       input [63:0] a, b,
863
       input [2:0] funct3,
864
       output reg sel
865
866 );
867
868 always@(*)
   begin
       if (branch == 1)
870
            begin
871
                 case(funct3)
872
                 3'b101: //bne
                 begin
874
                     if(branch == 1 & ZERO == 0)
875
                          sel = 1;
876
                 end
877
                 3'b011: //beq
878
                 begin
879
                     if(branch == 1 & ZERO == 1)
                          sel = 1;
881
                 end
882
                 3'b111: //bge
883
                 begin
884
                     if (a >= b)
885
                          sel = 1;
886
                 end
887
```

```
888
         endcase
           end
889
       else
890
           sel <= 0;
891
892 end
893 endmodule
894
895
896 module RISC_V_Processor(
  input clk, reset
898);
899
900 //Mux output
901 wire [63:0] PC_In_from_mux;
902 //Program counter output
903 wire [63:0] PC_Out;
904 //Adders outputs
905 wire [63:0] a1_out;
906 wire [63:0] a2_out;
907 //Input to Adder a1
908 wire [63:0] b_in = 64'd4;
909 //Output from IM
910 wire [31:0] Instruction;
912 //Outputs from RegisterFile
913 wire [63:0] ReadData1;
914 wire [63:0] ReadData2;
915 //Outputs from Control Unit
916 wire [1:0] ALUOp;
917 wire Branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite;
918 //Outputs from ALU Control
919 wire [3:0] Operation;
920 //Funct input to ALU_Control
921 wire [3:0] Funct;
922 assign Funct = {Instruction[30], Instruction[14:12]};
923 //Output from ALU
924 wire [63:0] Result_from_alu;
925 wire zero_output;
926 //Output from Data generator
927 wire [63:0] imm_data;
928 //Output from mux2
929 wire [63:0] out_from_mux2;
930 //Output from Data memory
931 wire [63:0] out_from_DM;
932 //Output from mux3
933 wire [63:0] out_from_mux3;
934 //Outputs from IF_ID
935 wire [31:0] IFID_instruction;
936 wire [63:0] IFID_PC_Out;
937 wire [4:0] rd;
938 wire [4:0] rs1;
939 wire [4:0] rs2;
940 wire [6:0] opcode;
941 wire [6:0] funct7;
942 wire [2:0] funct3;
943 //Outputs from ID_EX
944 wire [63:0] IDEX_PC_Out;
945 wire [63:0] IDEX_ReadData1;
```

```
946 wire [63:0] IDEX_ReadData2;
947 wire [63:0] IDEX_imm_data;
948 wire [3:0] IDEX_inst1;
949 wire [4:0] IDEX_inst2;
950 wire [1:0] IDEX_ALUOp;
951 wire IDEX_Branch, IDEX_MemRead, IDEX_MemtoReg, IDEX_MemWrite, IDEX_ALUSrc,
       IDEX_Regwrite;
952 //Input to Adder a2
953 wire [63:0] b_adder2;
954 assign b_adder2 = IDEX_imm_data << 1;</pre>
955 //Outputs from EX_MEM
956 wire [63:0] EXMEM_out;
957 wire EXMEM_ZERO;
958 wire [63:0] EXMEM_Result;
959 wire [63:0] EXMEM_ReadData2;
960 wire [4:0] EXMEM_inst2;
wire EXMEM_Branch, EXMEM_MemRead, EXMEM_MemtoReg, EXMEM_MemWrite,
       EXMEM_RegWrite;
962 //Outputs from MEM_WB
963 wire [63:0] MEMWB_read_data;
964 wire [63:0] MEMWB_Result;
965 wire MEMWB_MemtoReg, MEMWB_RegWrite;
966 wire [4:0] MEMWB_inst2;
967 //sel to mux1
968 wire PC_src;
969 // Outputs from Forwarding Unit
     wire [1:0] FU_fwdA;
     wire [1:0] FU_fwdB;
972 //Outputs from Triple MUX
973 wire [63:0] Res;
974 // wire [63:0] ResB;
   wire [63:0] Resa;
     wire [63:0] Resb;
977 //addi x5, x0, 3
978 IF_ID ifid
            (.clk(clk),
979
            .reset(reset),
980
            .instruction(Instruction),
981
982
            .PC_Out(PC_Out),
            .IFID_instruction(IFID_instruction),
            .IFID_PC_Out(IFID_PC_Out));
984
985
   ID_EX idex
            (.clk(clk),
             .reset(reset),
988
             .ALUOp(ALUOp),
989
             .Branch(Branch),
990
             . MemRead(MemRead),
991
             .MemtoReg(MemtoReg),
992
             . MemWrite(MemWrite),
993
             .ALUSrc(ALUSrc),
             .RegWrite(RegWrite);
995
             . ReadData1 (ReadData1) ,
996
             .ReadData2(ReadData2),
997
             .PC_Out(IFID_PC_Out),
999
             .imm_data(imm_data),
             .inst1({IFID_instruction[30], IFID_instruction[14:12]}),
1000
             .inst2(rd),
1001
```

```
1002
             .IDEX_Branch(IDEX_Branch),
1003
             .IDEX_MemRead(IDEX_MemRead),
1004
             .IDEX_MemtoReg(IDEX_MemtoReg),
1005
             .IDEX_MemWrite(IDEX_MemWrite),
             .IDEX_ALUSrc(IDEX_ALUSrc),
             .IDEX_Regwrite(IDEX_Regwrite),
             .IDEX_ALUOp(IDEX_ALUOp),
1009
             .IDEX_ReadData1(IDEX_ReadData1),
             .IDEX_ReadData2(IDEX_ReadData2),
1011
             .IDEX_PC_Out(IDEX_PC_Out),
1012
             .IDEX_imm_data(IDEX_imm_data),
1013
             .IDEX_inst1(IDEX_inst1),
             .IDEX_inst2(IDEX_inst2));
1017
1018
   EX_MEM exmem(.clk(clk),
1019
                .reset(reset),
                .IDEX_Branch(IDEX_Branch),
                . IDEX_MemRead(IDEX_MemRead)
                .IDEX_MemtoReg(IDEX_MemtoReg),
1023
                .IDEX_MemWrite(IDEX_MemWrite),
1024
                .IDEX_Regwrite(IDEX_Regwrite),
                .out(a2_out),
                .ZERO(zero_output),
1027
                .Result(Result_from_alu),
1028
                .IDEX_ReadData2(IDEX_ReadData2),
1030
                .IDEX_inst2(IDEX_inst2),
                .EXMEM_out(EXMEM_out),
                .EXMEM_Result(EXMEM_Result),
1034
                .EXMEM_ReadData2(EXMEM_ReadData2),
                .EXMEM_inst2(EXMEM_inst2),
                .EXMEM_ZERO(EXMEM_ZERO),
1036
                .EXMEM_Branch(EXMEM_Branch),
                .EXMEM_MemRead(EXMEM_MemRead),
1038
                .EXMEM_MemtoReg(EXMEM_MemtoReg),
1039
                .EXMEM_MemWrite(EXMEM_MemWrite),
1040
                .EXMEM_Regwrite(EXMEM_RegWrite));
1044
   MEM_WB memwb(.clk(clk),
                  .reset(reset),
1045
                  .EXMEM_MemtoReg(EXMEM_MemtoReg),
1046
                  .EXMEM_RegWrite(EXMEM_RegWrite),
1047
                  .read_data(out_from_DM),
1048
                  .Result(EXMEM_Result),
1049
                  .EXMEM_inst2(EXMEM_inst2),
                  . MEMWB_read_data(MEMWB_read_data),
                  .MEMWB_Result(MEMWB_Result),
1053
                  . MEMWB_MemtoReg(MEMWB_MemtoReg),
                  .MEMWB_RegWrite(MEMWB_RegWrite),
                  .MEMWB_inst2(MEMWB_inst2));
   Instruction_Parser ip
1058
            (.instruction(IFID_instruction),
1059
```

```
.rd(rd),
1060
             .rs1(rs1),
1061
             .rs2(rs2),
1062
             .funct3(funct3),
1063
             .funct7(funct7)
1064
1065
             .opcode(opcode));
1066
    Program_Counter pc
1067
                  (.clk(clk),
1068
                  .reset(reset),
1069
                  .PC_In(PC_In_from_mux),
                  .PC_Out(PC_Out));
1071
1072
1073
    Adder a1
             (.a(PC_Out),
1074
             .b(b_in),
1076
             .out(a1_out));
1077
    Adder a2
1078
             (.a(IDEX_PC_Out),
1079
             .b(b_adder2),
1080
             .out(a2_out));
1081
1082
1083
    mux2x1 mux1
             (.a(a1_out),
             .b(EXMEM_out),
1085
             .s(PC_src),
1086
             .data_out(PC_In_from_mux));
1087
   mux2x1 mux2
1089
             (.a(IDEX_ReadData2),
1090
             .b(IDEX_imm_data),
1091
1092
             .s(IDEX_ALUSrc),
             .data_out(out_from_mux2));
1093
   mux2x1 mux3
1095
             (.b(MEMWB_read_data),
1096
             .a(MEMWB_Result),
1097
             .s(MEMWB_MemtoReg),
1098
1099
             .data_out(out_from_mux3));
1100
    Instruction_Memory im
             (.Inst_Address(PC_Out),
1102
1103
             .Instruction(Instruction));
1104
    registerFile rf
1105
             (.WriteData(out_from_mux3),
1106
             .RS1(rs1),
1107
             .RS2(rs2),
1108
             .RD(MEMWB_inst2),
1109
             .clk(clk),
1110
             .reset(reset),
1111
             .RegWrite(MEMWB_RegWrite),
1112
             .ReadData1(ReadData1),
1113
             .ReadData2(ReadData2));
1114
1115
1116 Control_Unit cu
             (.Opcode(opcode),
1117
```

```
.ALUOp(ALUOp),
1118
             .Branch(Branch),
1119
             .MemRead (MemRead),
             .MemtoReg(MemtoReg),
1121
             .MemWrite(MemWrite),
             .ALUSrc(ALUSrc),
            .Regwrite(RegWrite));
1124
   ALU_Control aluc
1126
            (.ALUOp(IDEX_ALUOp),
1127
            .Funct(IDEX_inst1),
1128
             .Operation(Operation));
1129
   data_generator dg
1131
             (.instruction(IFID_instruction),
             .imm_data(imm_data));
1133
1134
1135 alu_64 alu
      (.a(Resa),
1136
       .b(Resb),
1137
             .ALUOp(Operation),
             .Result(Result_from_alu),
1139
             .ZERO(zero_output));
1140
1141
1142 selector s
            (.branch(EXMEM_Branch),
1143
            .ZERO(EXMEM_ZERO),
1144
             .a(IDEX_ReadData1),
1145
             .b(out_from_mux2),
            .funct3(funct3),
1147
            .sel(PC_src)
1148
1149
            );
1150
1151 Data_Memory dm
             (.mem_addr(EXMEM_Result),
             .write_data(EXMEM_ReadData2),
1153
             .clk(clk),
1154
             .mem_write(EXMEM_MemWrite),
             .mem_read(EXMEM_MemRead),
1156
1157
            .read_data(out_from_DM));
1158
   Forwarding_Unit fu
      (.EXMEM_ReadData2(FU_EXMEM_ReadData2),
1160
1161
       .MEMWB_read_data(FU_MEMWB_read_data),
       .rs1(FU_IDEX_inst1),
1162
       .rs2(FU_IDEX_inst2),
1163
       .EXMEM_Regwrite(FU_EXMEM_Regwrite),
1164
       .MEMWB_RegWrite(FU_MEMWB_RegWrite),
       .fwd_A(FU_fwdA),
       .fwd_B(FU_fwdB));
1167
1168
1170 MUX_Triple mux_for_a
1171
      .a(IDEX_ReadData1), //00
1172
1173
        .b(out_from_mux3), //01
        .c(EXMEM_Result),
                             //10
1174
        .sel(FU_fwdA),
```

```
.Res(Resa)
1177 );
1178
1179 MUX_Triple mux_for_b
1180 (
      .a(IDEX_ReadData2), //00
1181
       .b(out_from_mux3), //01
1182
       .c(EXMEM_Result), //10
1183
       .sel(FU_fwdB),
1184
    .Res(Resb)
1186 );
1187
1188
1189
1190 always @(posedge clk)
       begin
1191
             $monitor(
1192
              "PC_In = ", PC_In_from_mux,
1193
              ", PC_Out = ", PC_Out,
1194
             ", Instruction = %b", Instruction,

", Opcode = %b", opcode,

", Funct3 = %b", funct3,
1195
1196
1197
              ", rs1 = %d", rs1,
1198
              ", rs2 = %d", rs2,
", rd = %d", rd,
              ", funct7 = %b", IFID_instruction[31:25],
1201
             ", ALUOp = %b", IDEX_ALUOp,
1202
             ", imm_data = %d", imm_data,
1203
             ", Operation = %b", Operation
1204
1205
              );
         end
1206
1207 endmodule
```

Test Bench:

```
2 module tb();
4 reg clk, reset;
6 RISC_V_Processor processor(.clk(clk), .reset(reset));
8 initial
9 begin
   $dumpfile("dump.vcd");
10
   $dumpvars();
11
    clk = 1'd0;
12
    reset = 1'd1;
13
    #10
14
   reset = 1'd0;
15
   #500
17
   $finish;
18 end
20 always #5 clk=~clk;
22 endmodule
```

Code

$4.1 \quad {\rm EDA\ Links}$

Task 1 EDA Link

Task 2 EDA Link