

# Parallel System Architectures — Lab 3

Andrea Di Dio — 12967424

February 1, 2020

## 1 Design Choices

For this assignment, the cache model differs once again from the previous assignment because it changes to a write-back model. The lab required to implement the MOESI protocol for cache coherence and this section will give a high level explanation of how this was implemented in the code.

## 2 Results