

GBGS SCHEME

BCS302

Third Semester B.E./B.Tech. Degree Examination, Dec.2023/Jan.2024 Digital Design and Computer Organization

Time: 3 hrs.

Max. Marks: 100

Note: 1. Answer any FIVE full questions, choosing ONE full question from each module.
2. M: Marks, L: Bloom's level, C: Course outcomes.

		Module – 1	M	L	C
Q.1	a.	Obtain a minimum product of sums with a Karnaugh map. F(w, x, y, z) = x' z' + wyz + w' y' z' + x' y.	10	L3	CO
	b.	Find the minimum sum of products for each function using a Karnaugh map $ \begin{array}{ll} \text{i)} & F_1(a,b,c) = M_0 + M_2 + M_5 + M_6 \\ \text{ii)} & F_2(d,e,f) = \sum \!$	10	L3	COI
		OR		-	1
Q.2	a.	Identify the prime implicants and essential prime implicants of the following functions: i) $f(A, B, C, D) = \sum (1, 3, 4, 5, 10, 11, 12, 13, 14, 15)$ ii) $f(W, X, Y, Z) = \sum (0, 1, 2, 5, 7, 8, 10, 15)$.	10	L3	CO1
10	b.	Write the verilog code for the given expression using dataflow and behavioral model where $Y = (AB' + A'B) (CB + AD) (AB'C + AC)$.	5	L2	CO1
kil kil	c.	Write the verilog code and time diagram for the given circuit with propagation delay where the AND, OR gate has a delay of 30ns and 10ns. Fig.Q.2(c)	5	L2	CO1
		Madula 2			
Q.3	a.	$\frac{Module-2}{\text{What is Latch? With neat diagram, explain S-R latch using NOR gate.}}$ Derive characteristics equation.	10	L3	CO2
	b.	What is priority encoder? Design 4:2 priority encoder with necessary diagrams.	10	L3	CO2
		OR			
Q.4	a.	Design and explain four bit adder with carry look ahead.	10	L3	CO2
	b.	What is multiplexer? Design 9:1 mux using 2:1 mux.	10	L3	CO2

Elikando doce					BCS302		
Titl		Module – 3			YAA		
Q.5	a.	Explain four types of operation performed by computer with an example.	10	L2	CO3		
	b.	Show how below expression will be executed in one address, two address zero address and three address processor in an accumulator organization $X = (A * B) + (C * D)$.	10	L1	CO3		
	n lyczi	OR					
Q.6	a.	What is addressing mode? Explain different types of addressing mode with an examples.	10	L2	CO3		
1.7	b.	With a neat diagram, explain basic operational concepts of a computer.	10	L2	CO3		
	-	Module – 4					
Q.7	a.	Explain the following with respect to interrupts with diagram. i) Vector interrupt ii) Interrupt nesting iii) Simultaneous request.	10	L2	CO3		
	b.	Explain Direct Memory Access with a neat diagram.	10	L2	CO3		
	L	OR					
Q.8	a.	What is Bus arbitration? Explain different types of bus arbitration.	10	L2	CO3		
		Control of the second of the s					
	b.	Discuss different types of mapping functions of coaches.	10	L2	CO3		
	1 - 1	Module – 5	1.6	1			
Q.9	a.	Draw and explain the single-bus organization of the data path inside a processor.	10	L2	CQ4		
	b.	List out the actions needed to execute the instruction ADD (R3), R1 write and explain the sequence of control steps for the execution of the same.	10	L2	CO4		
		OR					
Q.10	a.	Analyze how does execution of a complete instruction carry out.	10	L4	CO4		
	b.	What is pipeline? Explain the performance of pipeline with an example.	10	L4	CO4		


* * * * *



Digital Derign and computer organization BCS 302 Dec 2023/ Jan 2024 Module-1 Q1. a) obtain a minimum product of soms with a Karnaugh reap T(w,x, g,z)zx'z'twyz+w'y'z'+x'y w1 21 y 21 = 10 x g'z' + wzyz + w'x'y'z' + w' x' y 2 wxyz wxyz w x'y 2' 60 x 1 00 2 1 W x 1 00 2 1 wzy2 wal yz' mo + m2+ m8+ m10+ m11+ m15 + m0+ m4 + M2 + m3 + m10+ m11 = EN(0,2,3,4,8,10,11,15) minimum sop Wx / 400 01 I quad, 3 duals. = n'z'+ w'y'z'+w'x'y+wyz 050 OLC

minimum pos

 b) Find the minimum sum of products for each function wring a Karnaugh map.




(ii)
$$f_2(a,e,f) = \sum (0,1,2,4)$$

 $d = e^{f} = \sum (0,1,2,4)$
 $d = e^{f} + de^{f} + d^{f} = e^{f} + d^{f} + d^{f} = e^{f} + d^{$

(iii)
$$f_3(x, s, t) = \sigma t + \gamma s + \gamma s + \gamma s$$

$$= \sigma s + t + \sigma s + \tau s + \tau$$



2. a) I dentify prime implicants and essential prime implicants of the following functions.

b) write the verilog code for the given expression using data flow and behavioral model where y = (AB' + A'B) (CB+ AD) (AB'C+ AC)

input A, B, C, D;


end no dule

Behavioral model

C. write the revilog was and thre diappears for the given where with propagation delay where the AND, or gute has a delay of 3 one and cons.

A D' wi or module 5tro F CP, A,B, A,B,C,D;

By A3 F chout A, B, A', B,C,D;



Timey stages

nodule 500-FCF, A,B, A',B,C,D);

chput A, B', A', B,C,D;

output F;

wire with with with and A! (with, A, B);

and A2 (with, A, B);

and A3 (F, wig, wig);


or D1 (wig, C,D);


or O2 (will, wig, will);

end module.

Q3 a) what is latch? with neat diregram, explain S-R latch using Non gate. Derive unorrectorists equation.

hatches are digital circuits that store style bit of information and had its value ontil bit is updated by new aput Signals. They are it is updated by new as temporary wed in digital systems as temporary when store bhary hormation. Storage elements to store bhary






9.1.

0 0 1 meset .	S	R	001
0 1 0 1 - ruset	0	0	2.7
10 10 - set.	0	١	0 1 - ruset
	Į	0	1 0 - 8et.
11 Nochenge.	Ţ	١	Nochange

OL SR	Of REAL
0 0	00
0 0 1	0 1
010	10
011	0 1
001	0 0
(0)	0
110	10
1.1.1	10

Qt+1 = SR'+ OtS



Otti = S'R+ OL' R

b) what is priority Encoder? Derign 4:2 priority Enwar with recessory diagrams. ryer Par No. (42) model paper D. (4 ca). a) Derign and Emplain Four bit adder with carry esok ahead Page NO. 9 Model paper D. 4 (a) b) what is multiplexed? Denin (9:1) teux upg 2:1 rux 2:1 bo 2:1 y y 2:1 44

2:1 y y 2:1 x x Co __ 2:1 42 2:1 45 Multiplexer 13 a. Combhadonal Circuit which selects one of 2h number of imput lines with the reelp of n number of felect likes, and route it to only one output.

Q5. a) Explain four types of operation performed by computer with example. The computer is designed to perform 4 types of operations, 1 Data transfer operations 1 ALU o peration (3) program sequencing and control (4) I/o operation Data Transfer operations a) Data tronsfer between two reposters. Format: opude Source Destination The processor wer Mov instruction to perform data transfer operation between two registers. The mathematical refregentation of this Myruction i R, -> R2 En: MOV R, , R2: R, & P2 are processor registers

This instructions transfers the contents of Rito R2.

After execution Before Execution R, 34h R, 34h R2 65h

(b) Data tronspor from memory to register

The processor was LOAD hymothon to perform

deta transfer operation from memory to

sepister.

The mathematical representation of this Mitrochon o

[Lock] - Acc, where Acc & accumulation.

Format: opcode operand

LOAD LOCA

For this instruction memory location is the Source and Accomplator is the destination.

c) Data transfer from acumulator reporter to memory.

The processor uses store instruction to perform data transfer operation accumulator représer to memory location.

The matrematical seprementation of truis instruction is [ACC] -> LOCA

Format: opude operand

Ex: STORE LOCA

For this hyputhen accumulator is face Source and memory location is the Leghination. 2. ALU operations

The Enstruction are derigned to perform an immedia operation, such as Addition, and well Subtraction, Much plication, Division as well as logical operations such as AND, or and RIOT operations.

En: ADD Ro, R,

And the content of Rowith the

content of R, and resuct is placed in R,

R; + [Ro] + [Ri]

Enz: 500 Ro, R,

Subtracts the wortest of Ro from the

content of R, and result is placed in R1.

R, + [Ro] - [Ri]

Ens: AND Ro, R,

Logically multiplies the contents of Rowith

the content of R, and result is stored in R,

R, L [R] AND[R]

Ex3: NOTRO; 2+ performs the Ronchon of Complementation. 3. Ilo operations. The national are determed to per form Input and output operations. The processor uses thou instruction to perform I to operations.

The input device consists of one tempory register and output register and output register consists of one temporary register cauch as DATAOUT reposter.

a) Input operation. It is a process of transferming one word of data from DATAIN reposter to processor register

Ex: MOV DATAIN, RO; ROT [DATAIN]

b) output operation: It is a process of transfer some one word of data from processor reposter to DATAOUT register.

Ex: MOV RO, DATAOUT; [Ro] +DATAOUT

4. program Sequencing and worthod

It refers to the order in which

It refers to the order in which

I refers to the order in which

are executed

Instruction in a program are executed

and how the flow of control is managed.

5.6) Show how below expression win be executed in one address, two address, some construction win an accomplant organization

X = (A +B) + (C + D)

i) 3-address

START: MPY A, B, T,; $(A) * (B) \rightarrow T_1$ $MPY C, D, T_2; [C] * [D] \rightarrow T_2$ $ADD T, T_2, X; [T] + [T_2] \rightarrow X$ HLT

ii) Two-address

START: MPY A, B; $A \leftarrow \{A\} \neq [B]$ MPY C, D; $C \leftarrow \{C\} \neq \{D\}$ ADD A, C; $A \leftarrow [A] + \{C\}$ HOV X, A; $X \leftarrow [A]$

(iii) ONE- address instruction

START: LOAD A; ACC_[A]

MPY B; ACC A [ACC] * [B]

STORE X; X & [ACC]

LOAD C; ACC + LC]

MPY D; ACC + [ACC] * [D]

ADD X; ACC + [ACC] + [X]

STORE X; X + [ACC]

HLT:

(iv) Zero address instruction

START: LOAD A
LOAD B
MPY
LOAD C
LOAD D
MPY
ADD
STOREX
HLT: