




USN

[illegible]

Time: 3 hrs.

Max. Marks: 100

2. *M* : Marks , *L*: Bloom's level , *C*: Course outcomes.

Module – 1			M	L	C
Q.1	a.	Obtain a minimum product of sums with a Karnaugh map. $F(w, x, y, z) = x'z' + wyz + w'y'z' + x'y$.	10	L3	CO1
	b.	Find the minimum sum of products for each function using a Karnaugh map i) $F_1(a, b, c) = M_0 + M_2 + M_5 + M_6$ ii) $F_2(d, e, f) = \sum m(0, 1, 2, 4)$ iii) $F_3(r, s, t) = rt' + r's' + r's$	10	L3	CO1
OR					
Q.2	a.	Identify the prime implicants and essential prime implicants of the following functions: i) $f(A, B, C, D) = \sum (1, 3, 4, 5, 10, 11, 12, 13, 14, 15)$ ii) $f(W, X, Y, Z) = \sum (0, 1, 2, 5, 7, 8, 10, 15)$.	10	L3	CO1
	b.	Write the verilog code for the given expression using dataflow and behavioral model where $Y = (AB' + A'B)(CB + AD)(AB'C + AC)$.	5	L2	CO1
	c.	Write the verilog code and time diagram for the given circuit with propagation delay where the AND, OR gate has a delay of 30ns and 10ns. 	5	L2	CO1
Module – 2					
Q.3	a.	What is Latch? With neat diagram, explain S-R latch using NOR gate. Derive characteristics equation.	10	L3	CO2
	b.	What is priority encoder? Design 4:2 priority encoder with necessary diagrams.	10	L3	CO2
OR					
Q.4	a.	Design and explain four bit adder with carry look ahead.	10	L3	CO2
	b.	What is multiplexer? Design 9:1 mux using 2:1 mux.	10	L3	CO2

1 of 2

BCS302					
Module – 3					
Q.5	a.	Explain four types of operation performed by computer with an example.	10	L2	CO3
	b.	Show how below expression will be executed in one address, two address zero address and three address processor in an accumulator organization $X = (A * B) + (C * D)$.	10	L1	CO3
OR					
Q.6	a.	What is addressing mode? Explain different types of addressing mode with an examples.	10	L2	CO3
	b.	With a neat diagram, explain basic operational concepts of a computer.	10	L2	CO3
Module – 4					
Q.7	a.	Explain the following with respect to interrupts with diagram. i) Vector interrupt ii) Interrupt nesting iii) Simultaneous request.	10	L2	CO3
	b.	Explain Direct Memory Access with a neat diagram.	10	L2	CO3
OR					
Q.8	a.	What is Bus arbitration? Explain different types of bus arbitration.	10	L2	CO3
	b.	Discuss different types of mapping functions of caches.	10	L2	CO3
Module – 5					
Q.9	a.	Draw and explain the single-bus organization of the data path inside a processor.	10	L2	CO4
	b.	List out the actions needed to execute the instruction ADD (R3), R1 write and explain the sequence of control steps for the execution of the same.	10	L2	CO4
OR					
Q.10	a.	Analyze how does execution of a complete instruction carry out.	10	L4	CO4
	b.	What is pipeline? Explain the performance of pipeline with an example.	10	L4	CO4



Digital Design and computer organization

BCS 302

Dec 2023/Jan 2024

Module-1

- Q1. a) obtain a minimum product of sums with a Karnaugh map

$$F(w, x, y, z) = x'z' + wyz + w'y'z' + x'y$$

$$= \cancel{x'z'} = w'x'y'z' + wx'yz + w'x'y'z' + w'x'y'z' + w'x'y'z' + w'x'y'z' + w'x'y'z' + w'x'y'z'$$

$$= \underline{m_0} + \underline{m_2} + m_8 + \underline{m_{10}} + \underline{m_{11}} + m_{15} + \underline{m_0} + m_4 + \underline{m_2} + m_3 + \underline{m_{10}} + \underline{m_{11}}$$

$$= \Sigma m(0, 2, 3, 4, 8, 10, 11, 15) \quad \underline{\text{minimum SOP}}$$

wx \ yz	00	01	11	10
00	1	0	1	1
01	1	0	0	0
11	0	0	1	0
10	1	0	1	1

1 quad, 3 duels.

$$= x'z' + w'y'z' + w'x'y + wyz$$

minimum POS

$$F(w, x, y, z) = \Pi M(1, 5, 6, 7, 9, 12, 13, 14)$$

wx \ yz	00	01	11	10
00	1	0	1	1
01	1	0	0	0
11	0	0	1	0
10	1	0	1	1

1 quad, 2 dual

$$= y'z + w'xy + wxz'$$

==

b) Find the minimum sum of products for each function using a Karnaugh map.

(i) $F_1(a, b, c) = m_0 + m_2 + m_5 + m_6$

a \ bc	00	01	11	10
0	1	0	1	1
1	1	0	1	0

1 single, 2 duals.

$$= (b' + c)(a + c)(a' + b + c')$$

(ii) $F_2(d, e, f) = \sum m(0, 1, 2, 4)$

d \ ef	00	01	11	10
0	1	1	0	1
1	1	0	0	0

$$= e'f' + d'e' + d'f'$$

(iii) $F_3(r, s, t) = r't' + r's' + r's$

$$= r's't' + r's't + r's't$$

$$= 100 + 000 + 010$$

$$= m_4 + m_0 + m_2 + m_6 + m_1 + m_3$$

$$= \sum m(0, 1, 2, 3, 4, 6)$$

r \ st	00	01	11	10
0	1	1	1	1
1	1	0	0	1

2 quad

$$= r' + t'$$

2. a) Identify prime implicants and essential prime implicants of the following functions.

i) $f(A, B, C, D) = \sum (1, 3, 4, 5, 10, 11, 12, 13, 14, 15)$

AB \ CD	00 01 11 10			
	00	01	11	10
00	0 ₀	1 ₁	1 ₃ *	0 ₂
01	1 ₄ *	1 ₅	0 ₇	0 ₆
11	1 ₁₂	1 ₁₃	1 ₁₅ *	1 ₁₄ *
10	0 ₈	0 ₉	1 ₁₁	1 ₁₀

P I

$$= B'C' + AC + AB + A'B'D$$

EPI

$$= B'C' + AC + A'B'D$$

\equiv

ii) $f(w, x, y, z) = \sum (0, 1, 2, 5, 7, 8, 10, 15)$

wx \ yz	00 01 11 10			
	00	01	11	10
00	1 ₀	1 ₁	0 ₃	1 ₂
01	0 ₄	1 ₅	1 ₇	0 ₆
11	0 ₁₂	0 ₁₃	1 ₁₅	0 ₁₄
10	1 ₈	0 ₉	0 ₁₁	1 ₁₀

P I

$$= x'z' + w'y'z + xyz + w'x'y' + w'xy'$$

EPI

$$= x'z' + w'y'z + xyz$$

b) write the Verilog code for the given expression using dataflow and behavioral model where

$$Y = (AB' + A'B) (CB + AD) (AB'C + AC)$$

Dataflow

model df-y (A, B, C, D, Y);

input A, B, C, D;


output Y;

$$\text{assign } Y = \left((A \&\&(!B) \parallel (!A) \&\&B) \&\& \right. \\ \left. (C \&\&B) \parallel (A \&\&D) \&\& \right. \\ \left. (CA \&\&(!B) \&\&C) \parallel (A \&\&C) \right)$$

end module

Behavioral model

C. write the verilog code and time diagram for the given circuit with propagation delay where the AND, OR gate has a delay of 30ns and 10ns.





Timing diagram

```
module stro_F(F, A, B, A', B, C, D);
    input A, B, A', B, C, D;
    output F;
    wire w1, w2, w3, w4;
    and A1(w1, A, B);
    and A2(w2, A', B);
    or O1(w3, C, D);
    or O2(w4, w1, w2);
    and A3(F, w3, w4);
end module.
```

Module-2

Q3 a) what is latch? with neat diagram, explain S-R latch using NOR gate. Derive characteristic equation.

Latches are digital circuits that store single bit of information and hold its value until it is updated by new input signals. They are used in digital systems as temporary storage elements to store binary information.



T.T.

S	R	Q	Q'	
0	0	?	?	Not allowed
0	1	0	1	Reset
1	0	1	0	Set
1	1			No change

Char. table

Q _t	S	R	Q _{t+1}	Q _{t+1} '
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	0	0
1	0	1	0	1
1	1	0	1	0
1	1	1	1	0

K-map

Q_{t+1}

SR	00	01	11	10
Q _t 0	0	0	0	1
Q _t 1	0	0	1	1

$$Q_{t+1} = SR' + Q_t S$$

Q_{t+1}'

SR	00	01	11	10
Q _t 0	0	1	1	0
Q _t 1	0	1	0	0

$$Q_{t+1}' = S'R + Q_t' R$$

b) what is priority Encoder? Design 4:2 priority Encoder with necessary diagrams.

refer Page no. (42)
model paper (2). 4 ca)


Q 4 a) Design and Explain Four bit adder with carry look ahead.

Page no. (9)
Model paper (1). 4 ca)

b) what is multiplexer? Design (9:1) mux using 2:1 mux

8:1

2 y 2



~~1:2:1~~

Multiplexer is a Combinational circuit which selects one of 2^n number of input lines with the help of n number of select lines. and route it to only one output.

Q5. a) Explain four types of operation performed by computer with example.

The computer is designed to perform 4 types of operations,

- ① Data transfer operation
- ② ALU operation
- ③ Program sequencing and control
- ④ I/O operation

① Data Transfer operations

a) Data transfer between two registers.
Format: opcode Source Destination

The processor uses MOV instruction to perform data transfer operation between two registers.

The mathematical representation of this instruction is $R_1 \rightarrow R_2$

Ex: MOV R_1, R_2 : R_1 & R_2 are processor registers.

This instruction transfers the contents of R_1 to R_2 .

Before Execution

R_1	34h
R_2	65h

After execution

R_1	34h
R_2	34h

(b) Data transfer from memory to register
The processor uses LOAD instruction to perform data transfer operation from memory to register.

The mathematical representation of this instruction is

$[LOCA] \rightarrow ACC$, where ACC is accumulator.

Format: opcode operand
 LOAD LOCA

For this instruction memory location is the Source and Accumulator is the destination.

(c) Data transfer from accumulator register to memory.

The processor uses STORE instruction to perform data transfer operation accumulator register to memory location.

The mathematical representation of this instruction is

$[ACC] \rightarrow LOCA$

Format: opcode operand
Ex: STORE LOCA

For this instruction accumulator is the Source and memory location is the destination.

2. ALU operations

The Instructions are designed to perform arithmetic operations such as Addition, Subtraction, Multiplication, Division as well as logical operations such as AND, OR and NOT operations.

Ex1: ADD R_0, R_1

Adds the content of R_0 with the content of R_1 and result is placed in R_1 .

$$R_1 \leftarrow [R_0] + [R_1]$$

Ex2: SUB R_0, R_1

Subtracts the content of R_0 from the content of R_1 and result is placed in R_1 .

$$R_1 \leftarrow [R_0] - [R_1]$$

Ex3: AND R_0, R_1

Logically multiplies the contents of R_0 with the content of R_1 and result is stored in R_1 .

$$R_1 \leftarrow [R_0] \text{ AND } [R_1]$$

Ex3: NOT R_0 ; It performs the function of complementation.

3. I/O operations: The instructions are designed to perform INPUT and OUTPUT operations. The processor uses MOV instruction to perform I/O operations.

The input device consists of one temporary register called as DATAIN register and output register consists of one temporary register called as DATAOUT register.

a) Input operation: It is a process of transferring one word of data from DATAIN register to processor register

Ex: MOV DATAIN, R0 ; $R0 \leftarrow [DATAIN]$

b) Output operation: It is a process of transferring one word of data from processor register to DATAOUT register.

Ex: MOV R0, DATAOUT ; $[R0] \leftarrow DATAOUT$

4. Program Sequencing and Control

It refers to the order in which instructions in a program are executed and how the flow of control is managed.

5. b) Show how below expression will be executed in one address, two address, zero address and three address processor in an accumulator organization

$$X = (A * B) + (C * D)$$

i) 3-address

START: MPY A, B, T₁ ; [A] * [B] → T₁
 MPY C, D, T₂ ; [C] * [D] → T₂
 ADD T₁, T₂, X ; [T₁] + [T₂] → X
 HLT

ii) Two-address

START: MPY A, B ; A ← [A] * [B]
 MPY C, D ; C ← [C] * [D]
 ADD A, C ; A ← [A] + [C]
 MOV X, A ; X ← [A]
 HLT

(iii) One-address instruction

START: LOAD A ; $ACC \leftarrow [A]$

MPLY B ; $ACC \leftarrow [ACC] * [B]$

STORE X ; $X \leftarrow [ACC]$

LOAD C ; $ACC \leftarrow [C]$

MPLY D ; $ACC \leftarrow [ACC] * [D]$

ADD X ; $ACC \leftarrow [ACC] + [X]$

STORE X ; $X \leftarrow [ACC]$

HLT.

(iv) Zero address instruction

START: LOAD A

LOAD B

MPLY

LOAD C

LOAD D

MPLY

ADD

STORE X

HLT.