


SR Latch

* Storage element


Nor Version

R : Reset | if ($R=1$) $Q=0$

S : Set | if ($S=1$) $Q=1$

T T

S	R	Q	\bar{Q}
0	0	Previous Output	
0	1	0	1
1	0	1	0
1	1	Invalid	


Nand Version

T T


It is called $\overline{S}\overline{R}$
as a way to reconcile
it with the Nor Version

Truth Table :

\overline{S}	\overline{R}	Q	\bar{Q}
0	0	Invalid	
0	1	1	0
1	0	0	1
1	1	Previous Output	

ClockFalling edge.

~~It's~~ Clock is something that alternates between 1 and 0 repeatedly.




This will only work when the clock is high -

Duty cycle = Ratio of time the signal is high - total time:

$$= \frac{t_{high}}{t} = \frac{1}{2} = 50\% \text{ of the time}$$

gated SR Latch

 - an SR Latch with E nable




Date:

Sun Mon Tue Wed Thu Fri Sat

Triggering Methods

Level Triggering :-




Whenever the ~~clock is high~~ clock is high, the mechanism is triggered.

~~the~~


edge Triggering :-

① +ve edge



Whenever clock goes from L to H, It is triggered.

② -ve edge




Whenever clock goes from H to L, It is triggered


Difference between Latch and flip flop.

- Latch changes when the ~~to~~ input changes while it is enabled.
- In flip flop, the ~~to~~ input will be checked only when the clock goes from low to high or goes from either high to low or Low to high.

SR Flip Flop



NAND SR Latch



CLK	S	R	Q	\bar{Q}
0	X	X	Previous output	
1	0	0	Previous output	
1	0	1	0	1
1	1	0	1	0
1	1	1	Invalid	

\bar{S}	\bar{R}	Q	\bar{Q}
0	0	1	0
0	1	1	0
1	0	0	1

Previous

Imp] The disadvantage of SR flip flop is the fact that there is an Invalid state.

Characteristic Table (SR Flip Flop)

Q_n	S	R	Q_{n+1}	SR
0	0	0	0	Q_n 00 01 11 10
0	0	1	0	0 0 X 1
0	1	0	1	1 D 0 X 0
0	1	1	1 X	
1	0	0	1	$Q_{n+1} = S + Q_n \bar{R}$
1	0	1	0	
1	1	0	1	
1	1	1	1 X	

Excitation Table (SR Flip Flop)

Q_n	Q_{n+1}	S	R	X' - don't care
0	0	0	X	
0	1	1	0	
1	0	0	1	
1	1	X	0	

for S:-

Q_n	Q_{n+1}
0	0
1	0 X

$$S = Q_{n+1}$$

for R:-


Q_n	Q_{n+1}	R = Q_{n+1}
0	0	1
1	0	0

D Flip Flop Q_n = Present outputT T SR Flip flop

CLK	S	R	Q_{n+1}
0	X	X	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	invalid

Change only occurs when S and R are opposite.
 This is ignored as we do not use this.

So,



T T

CLK	D	Q_{n+1}
0	X	Q_n
1	0	0
1	1	1

Imp] An advantage of D flip flop is that there is no invalid state.

D LatchIT SR LatchS R Q \bar{Q}

0 0 Previous

0 1 0 1




1 0 1 0

1 1 invalid

output changes only when S and R are complements of each other.

→ This is ignored because we don't use it.

So,

Gated D Latch:-

Date:

Sun Mon Tue Wed Thu Fri Sat

Characteristic Table (D flip flop)

Q _n	D	Q _{n+1}
0	X	Q _n
1	0	0
1	1	1

Char Table:-

Q _n	D	Q _{n+1}	
0	0	0	Q _{n+1} = D
0	1	1	
1	0	0	
1	1	1	

Excitation Table (D flip flop)

Q _n	Q _{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1


for D :-

Q _n	Q _{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1


$$D = Q_{n+1}$$

J K flip flopT-T (SRFF)

CK	S	R	Q _{n+1}
0	X	X	Q _n
1	0	0	Q _n
1	0	1	0
1	1	0	1
1	1	1	Invalid

J K flip flop

CK	J	K	Q _n	Q̄ _n
0	X	X	Precious	
1	0	0	Precious	
1	0	1	0	1
1	1	0	1	0
1	1	1	?	?



Imp In a JK flip flop, for
 $J=1, K=1$, The output is (assuming
 starting $Q=0, \bar{Q}=1$).
 $Q=0101$
 $\bar{Q}=1010$

$$\overleftarrow{Q_{n+1}} = \bar{Q}_n$$

This is called toggling.

Date:

Sun Mon Tue Wed Thu Fri Sat

T-T (JK ff)Excitation Table

CLK	J	K	Q_{n+1}
0	X	X	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	$\overline{Q_n}$

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

for J:-

Q_n	0	1
0	0	1
1	X	X

$$J = Q_{n+1}$$

for K:-

Q_n	0	1
0	X	X
1	1	0

Q_n	00	01	11	10
0	0	0	1	1
1	1	0	0	0

$$K = \overline{Q_{n+1}}$$


$$Q_{n+1} = \overline{Q_n} J + Q_n K$$

Race Around Condition (JK ff)


- It is the name of the toggling condition that occurs in JK flip flop, when $J=1, K=1$ but multiple times in one cycle.
- A way to solve this problem is that the delay of change be greater than half of the time period.
 $\text{delay} > T/2$
- The second way is edge triggering.
- The third way is master-slave flip flop.

Frequency Division

- Another application of flip flop is dividing the frequency of a periodic wave.



- by setting $D = \bar{Q}$ in D flip flop or $(J=1, K=1)$, the output would be a periodic wave with half the frequency.





- This happens because the flip flops are edge triggered.
In the above diagram, they are +ve edge triggered.

Date:.....

Sun Mon Tue Wed Thu Fri Sat

Master - Slave (JK flip flop)



JK to D flip flop

- ① I identify available and required flip flop

$$\text{av. ff} = \text{JK}$$

$$\text{req. ff} = \text{D}$$

- ② Make characteristic Table for required flip flop.

Q_n	D	Q_{n+1}	$Q_{n+1} = D$
0	0	0	
0	1	1	
1	0	0	
1	1	1	

- ③ Make excitation table for available flip flop.

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

- ④ Write Boolean expression for available ff.

Q_n	D	Q_{n+1}	J	K	Q_{n+1}
0	0	0	0	X	0
0	1	1	1	X	0
1	0	0	X	1	X
1	1	1	X	0	X

for J :-


Q_{in}	0	1	
0	0	0	(circle)
1	x	x	

for K :-

Q_{in}	0	1	
0	0	x	x
1	0	0	

$$\bar{J} = D$$

$$K = \bar{J}$$

⑤ Draw the Circuit

Date:

Sun Mon Tue Wed Thu Fri Sat

SR ff to JK flip flop

$$\text{av ff} = \text{SR}$$

$$\text{seq} = \text{JK}$$

Q_n	S	J	K	Q_{n+1}	S	J	K
0	0	0	0	0	0	X	
0	0	0	1	0	0	X	
0	1	0	0	1	1	0	
0	1	1	1	1	1	0	
1	0	0	0	1	X	0	
1	0	1	0	0	0	1	
1	1	0	0	1	X	0	
1	1	1	1	0	0	1	

for S:-

JK

Q_n	00	01	11	10
0	0	0	(1) 1	
1	X	0	0	X

for R:-

JK

Q_n	00	01	11	10
0	X	X	0	0
1	0	(1) 1	0	0

$$S = Q_n J$$

$$R = Q_n K$$

