

Name: _____

EE-272L Digital Systems Design

Reg. No.. _____

Marks Obtained: _____

Lab Manual

DSD Lab Manual Evaluation Rubrics

Assessment	Total Marks	Marks Obtained	0-30%	30-60%	70-100%
Code Organization	3		No Proper Indentation and descriptive naming, no code organization. Zero to Some understanding but not working	Proper Indentation or descriptive naming or code organization. Mild to Complete understanding but not working	Proper Indentation and descriptive naming, code organization. Complete understanding, and proper working
Simulation	5		Simulation not done or incorrect, without any understanding of waveforms	Working simulation with errors, don't cares's(x) and high impedance(z), partial understanding of waveforms	Working simulation without any errors, etc and complete understanding of waveforms
FPGA	2		Not implemented on FPGA and questions related to synthesis and implementation not answered.	Correctly Implemented on FPGA or questions related to synthesis and implementation answered.	Correctly Implemented on FPGA and questions related to synthesis and implementation answered.

Lab Task

For this lab, you are required to create a module containing two 2-bits inputs a and b such that we observe the following output on the tri-color LED.

$$F = \begin{cases} a > b & \text{Cyan} \\ a = b & \text{Purple} \\ a < b & \text{Yellow} \end{cases}$$


For this purpose, first develop the truth table according to the requirement and then get the minimized expression for the output using K-maps. Next, implement the design on Vivado.

Deliverables

a) Truth table:

	a	a0	b	b0	R	G	B
0	0	0	0	0	1	0	1
1	0	0	0	1	1	1	0
2	0	0	1	0	1	1	0
3	0	0	1	1	1	1	0
4	0	1	0	0	0	1	1
5	0	1	0	1	1	0	1
6	0	1	1	0	1	1	0
7	0	1	1	1	1	1	0
8	1	0	0	0	0	1	1
9	1	0	0	1	0	1	1
10	1	0	1	0	1	0	1
11	1	0	1	1	1	1	0
12	1	1	0	0	0	1	1
13	1	1	0	1	0	1	1
14	1	1	1	0	0	1	1
15	1	1	1	1	1	0	1

d) Circuit diagram inferred by the Xilinx Vivado:



e) Maximum Combinational delay:


The screenshot displays the Timing Summary window for a design. The main table lists three unconstrained timing paths. All paths have a requirement of 'input port clock' and a net delay of 1.606. The left sidebar shows the design hierarchy, including 'Unconstrained Paths' and 'NONE to NONE Setup (3)'.

Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception
Path 1	∞	3	2	3	b	B	6.782	5.177	1.606	∞	input port clock		
Path 2	∞	3	2	3	b	G	6.758	5.152	1.606	∞	input port clock		
Path 3	∞	3	2	3	b	R	6.732	5.127	1.606	∞	input port clock		

f) Utilization Report:

	Net
Source File Properties	
26	
27	1. Slice Logic
28	-----
29	
30	+-----+-----+-----+-----+
31	Site Type Used Fixed Available Util%
32	+-----+-----+-----+-----+
33	Slice LUTs* 2 0 63400 <0.01
34	LUT as Logic 2 0 63400 <0.01
35	LUT as Memory 0 0 19000 0.00
36	Slice Registers 0 0 126800 0.00
37	Register as Flip Flop 0 0 126800 0.00
38	Register as Latch 0 0 126800 0.00
39	F7 Muxes 0 0 31700 0.00
40	F8 Muxes 0 0 15850 0.00
41	+-----+-----+-----+-----+

System Verilog code:



The screenshot shows a Notepad++ window titled "D:\Notepad++\Projects\new 2.v - Notepad++". The menu bar includes File, Edit, Search, View, Encoding, Language, Settings, Tools, Macro, Run, Plugins, Window, and ?. The toolbar contains various icons for file operations and editing. The tab bar shows several open files: Lab2_tb.v, Lab2.v, Full_adder.v, Full_adder_tb.v, new 1.v, and new 2.v. The main text area displays the following System Verilog code:

```
1  module Lab4(a,a0,b,b0,R,G,B) ;  
2  input a,a0,b,b0;  
3  output R,G,B;  
4  assign R = (~a0 & b) | (b & b0) | (~a0 & ~a) | (~a & b0) | (~a0 & ~a) ;  
5  assign G = (a & ~b) | (~a & b) | (~a0 & b0) | (a0 & ~b0) ;  
6  assign B = (~b & ~b0) | (a & a0) | (a0 & ~b) | (a & ~b) | (a & ~b0) ;  
7  endmodule  
8
```