



Course Number	COE328
Course Title	Digital Systems
Semester/Year	Fall 2024
Instructor	Dr. Arghavan Asad
TA Name	Mohammad Hossein Saliminabi

Lab No.	6
Lab Title	Design of a Simple Central Processing Unit

Section No.	18
Submission Date	December 12th, 2024
Due Date	December 12th, 2024

Student Name	Student ID	Signature
Hamzah Sahi	501221955	H.S

Table of Contents

Introduction	3
Component Descriptions	3
Components BDF & Waveforms:	
- Latch 1 & 2	4
- SSEG	6
- FSM	7
- 4:16 Decoder	10
Problem 1	12
Problem 2	14
Problem 3	17
Conclusion	17

Introduction:

The purpose of this lab was to design and implement an 8-bit central processing unit (CPU) with various components. The CPU architecture was created by combining both combinational and sequential circuits. An arithmetic logic unit (ALU), two latches, a 4:16 decoder and a finite state machine (FSM) were created and used. The ALU handled basic math and logic operations such as AND, OR, NOT. The latches were used to temporarily store memory. The 4:16 decoder helped select specific operations or memory locations. The FSM ensured that all parts of the CPU were working in the correct and specified order. By combining these components we were able to create an 8-bit CPU which then displayed the results via a 7-segment display and simulated waveforms.

Components Descriptions:

Table 1.0 - Component Descriptions

Component	Description
Latch	The latch works as an essential storage unit in the CPU and it facilitates the role of temporarily storing an 8-bit input value before passing it to the ALU component. In this system, there are two latches, each storing one of the 8-bit inputs (A and B) of the ALU.
FSM (Finite State Machine)	The FSM within this system operates as a moore machine and it is a component of the control unit. The FSM in this system is designed as an up counter with 8 states. The machine cycles through the states 0-7 when it is activated during the rising edge of the clock signal, and when data_in equals '1', before returning back to state 0. A 4-bit output representing the current state of the FSM counter signal is then passed on to the 4:16 decoder. Furthermore, the FSM also outputs a 4-bit signal representing the Student ID to the Seven Segment display as it transitions between the states.
4:16 Decoder	The 4:16 decoder takes in a 4-bit input from the FSM and generates 16 bit microcode output. This microcode corresponds with the state defined by the FSM and it determines what function the ALU will perform. This microcode allows the user to have control over the ALU's behaviour, and it coordinates the overall operation of the CPU.
ALU	The arithmetic logic unit (ALU) is the part of the CPU that handles all the math and logic work. It can perform basic arithmetic like simply adding

	and subtracting, as well as logical operations such as AND, OR, and XOR. The ALU also handles shifting bits, which can be used for certain calculations, and can compare two numbers to check if they're equal in size or whether one is bigger or not. The ALU receives its input from the CPU's registers, executes instructions it receives from the control unit and then produces an output which can be stored or used by other components.
Seven Segment Display	The seven segment display is a visual output device that can represent numerical values as well as characters. It contains seven individual segments that are arranged in a figure-eight pattern, each of which can be lit independently to display numbers from 0 to 9, or even certain letters. The segments themselves are controlled by input signals, which determine which segments are illuminated to form the desired output. In this lab, the display was used to illustrate the results of the CPU's operations.

*The student ID that was utilized for this lab was 501167248. Making A = (72) and B = (48) which when converted to binary are: A = (0111 0010), B = (0100 1000).

Component BDF and Waveforms:


Register 1 & 2:

Table 2.0 - Register Truth Table

Input			Output
Reset	Clock	A[7..0]	Q(t+1)
0	0	A[7..0]	00000000
0	1	A[7..0]	00000000

1	0	A[7..0]	Q(t)
1	1	A[7..0]	A[7..0]

Register Block Diagram




Register VHDL code

```


1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3 ENTITY reg IS
4 PORT ( A : IN STD_LOGIC_VECTOR(7 DOWNTO 0) ; -- 8-bit A input
5        | reset, clk : IN STD_LOGIC ;
6        | Q : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)) ; -- 8-bit output
7 END reg;
8 ARCHITECTURE behavior OF reg IS
9 BEGIN
10    PROCESS (reset, clk)
11    BEGIN
12        IF reset = '1' THEN
13            Q <= "00000000" ;
14        ELSIF (clk'EVENT AND clk = '1') THEN
15            Q <= A ;
16        END IF ;
17    END PROCESS ;
18 END behavior ;

```


Register A waveform



Register B waveform




SSEG



```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3
4 ENTITY sseg IS
5 PORT (
6   bcd : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
7   leds : OUT STD_LOGIC_VECTOR(1 TO 7) ;
8   negative : OUT STD_LOGIC_VECTOR(1 TO 7);
9   sign : IN STD_LOGIC );
10 END sseg ;
11
12 ARCHITECTURE Behavior OF sseg IS
13 BEGIN
14   PROCESS (bcd, sign)
15   BEGIN
16     IF (sign = '0') THEN
17       negative <= NOT "1111110";
18     ELSIF (sign = '1') THEN
19       negative <= NOT "0000001";
20     END IF;
21   CASE bcd IS
22     WHEN "0000" => leds <= NOT "1111110"; --0
23     WHEN "0001" => leds <= NOT "0110000"; --1
24     WHEN "0010" => leds <= NOT "1101101"; --2
25     WHEN "0011" => leds <= NOT "1111001"; --3
26     WHEN "0100" => leds <= NOT "0110011"; --4
27     WHEN "0101" => leds <= NOT "1011011"; --5
28     WHEN "0110" => leds <= NOT "1011111"; --6
29     WHEN "0111" => leds <= NOT "1110000"; --7
30     WHEN "1000" => leds <= NOT "1111111"; --8
31     WHEN "1001" => leds <= NOT "1110011"; --9
32     WHEN "1010" => leds <= NOT "1110111";
33     WHEN "1011" => leds <= "0011111";
34     WHEN "1100" => leds <= "1001110";
35     WHEN "1101" => leds <= "0111101";
36     WHEN "1110" => leds <= "1001111";
37     WHEN "1101" => leds <= "0111101";
38     WHEN "1110" => leds <= "1001111";
39     WHEN "1111" => leds <= "0011111";
40     WHEN OTHERS => leds <= "-----";
41   END CASE ;
42 END PROCESS ;
43
44 END Behavior ;

```




FSM:

Table 3.0 - FSM State Table

Current state	Next State		output
	data_in = 0	data_in = 1	
s0	s0	s1	d2 = 0000
s1	s1	s2	d3 = 0001
s2	s2	s3	d4 = 0010
s3	s3	s4	d5 = 0100
s4	s4	s5	d6 = 0011
s5	s5	s6	d7 = 1001
s6	s6	s7	d8 = 0010

s7	s7	s0	d9 = 1001
----	----	----	-----------

FSM Block Diagram



FSM VHDL Code

```


1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3
4 entity FSM IS
5 port (data_in, clk, reset : in std_logic ;
6 student_id : out std_logic_vector(3 downto 0);
7 current_state : out std_logic_vector(3 downto 0));
8
9 end FSM ;
10
11 architecture fsm of FSM is
12 type state_type is (s0, s1, s2, s3, s4, s5, s6, s7);
13 signal yfsm : state_type ;
14 begin
15 process ( clk, reset )
16 begin
17 if reset = '1' then
18 |yfsm <= s0 ;
19 elsif (clk'EVENT AND clk = '1') then
20 case yfsm is
21 |when s0 =>
22 if data_in = '1' then
23 |yfsm <= s1 ;
24 |end if ;
25 |when s1 =>
26 if data_in = '1' then
27 |yfsm <= s2 ;
28 |end if ;
29 |when s2 =>
30 if data_in = '1' then
31 |yfsm <= s3 ;
32 |end if ;
33 |when s3 =>
34 if data_in = '1' then
35 |yfsm <= s4 ;
36 |end if ;
37 |when s4 =>

```

```

37 | when s4 =>
38 | if data_in = '1' then
39 |   yfsm <= s5 ;
40 | end if ;
41 | when s5 =>
42 | if data_in = '1' then
43 |   yfsm <= s6 ;
44 | end if ;
45 | when s6 =>
46 | if data_in = '1' then
47 |   yfsm <= s7 ;
48 | end if ;
49 | when s7 =>
50 | if data_in = '1' then
51 |   yfsm <= s0 ;
52 | end if ;
53 | end case ;
54 | end if ;
55 | end process ;
56 | process ( yfsm )
57 | begin
58 | case yfsm is
59 | when s0 => current_state <= "0000" ;
60 | student_id <= "0000" ; -- d2 0
61 | when s1 => current_state <= "0001" ;
62 | student_id <= "0001" ; -- d3 1
63 | when s2 => current_state <= "0010" ;
64 | student_id <= "0010" ; -- d4 2
65 | when s3 => current_state <= "0011" ;
66 | student_id <= "0100" ; -- d5 4
67 | when s4 => current_state <= "0100" ;
68 | student_id <= "0011" ; -- d6 3
69 | when s5 => current_state <= "0101" ;
70 | student_id <= "1001" ; -- d7 9
71 | when s6 => current_state <= "0110" ;
72 | student_id <= "0010" ; -- d8 2
    |
    | student_id <= "0010" ; -- d8 2
73 | when s7 => current_state <= "0111" ;
74 | student_id <= "1001" ; -- d9 6 St. ID
75 |
76 | end case ; -- d1 d2 d3 d4 d5 d6 d7 d8 d9
77 | end process ; -- 5 0 1 2 4 3 9 2 6
78 | end fsm ; -- states: s0 s1 s2 s3 s4 s5 s6 s7

```




4:16 Decoder

Table 4.0 - 4:16 Decoder truth table


En	w_3	w_2	w_1	w_0	output
1	0	0	0	0	opcode[0]
1	0	0	0	1	opcode[1]
1	0	0	1	0	opcode[2]
1	0	0	1	1	opcode[3]
1	0	1	0	0	opcode[4]
1	0	1	0	1	opcode[5]
1	0	1	1	0	opcode[6]
1	0	1	1	1	opcode[7]
1	1	0	0	0	opcode[8]
1	1	0	0	1	opcode[9]
1	1	0	1	0	opcode[10]
1	1	0	1	1	opcode[11]
1	1	1	0	0	opcode[12]
1	1	1	0	1	opcode[13]
1	1	1	1	0	opcode[14]
1	1	1	1	1	opcode[15]

4:16 Decoder Block Diagram



4:16 Decoder VHDL Code

```
1 LIBRARY ieee ;
2 USE ieee.STD_LOGIC_1164.all ;
3 ENTITY modified_dec3to8 IS
4 PORT ( w : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
5 En : IN STD_LOGIC ;
6 y : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ) ;
7 END modified_dec3to8 ;
8 ARCHITECTURE Behavior OF modified_dec3to8 IS
9 SIGNAL Enw : STD_LOGIC_VECTOR(4 DOWNTO 0) ;
10 BEGIN
11 Enw <=
12 En & w ;
13 WITH Enw SELECT
14 y <=
15 "0000000000000001" WHEN "10000",
16 "0000000000000010" WHEN "10001",
17 "000000000000000100" WHEN "10010",
18 "000000000000001000" WHEN "10011",
19 "00000000000010000" WHEN "10100",
20 "00000000000100000" WHEN "10101",
21 "00000000001000000" WHEN "10110",
22 "000000000010000000" WHEN "10111",
23 "000000000000000000" WHEN OTHERS ;
24 END Behavior ;
```



Problem 1:

ALU_1 For Problem Set 1:

ALU_1 VHDL code

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.std_logic_unsigned.all;
4  USE ieee.numeric_std.all;
5
6  ENTITY ALU_unit_a IS -- ALU unit includes Reg. 3
7  PORT (
8      clk, res : IN STD_LOGIC;
9      Reg1, Reg2 : IN STD_LOGIC_VECTOR(7 DOWNTO 0); -- 8-bit inputs A & B from Reg. 1 & Reg. 2
10     opcode : IN STD_LOGIC_VECTOR(15 DOWNTO 0); -- 16-bit opcode from Decoder
11     Result : BUFFER STD_LOGIC_VECTOR(7 DOWNTO 0); -- 8-bit Result
12     neg : OUT STD_LOGIC;
13     res1 : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
14     res2 : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
15
16  );
17 END ALU_unit_a;
18
19 ARCHITECTURE calculation OF ALU_unit_a IS
20 BEGIN
21     PROCESS (clk, res)
22     BEGIN
23         IF res = '1' THEN
24             Result <= "00000000";
25         ELSEIF (clk'EVENT AND clk = '1') THEN
26             CASE opcode IS
27                 WHEN "0000000000000001" =>
28                     Result <= Reg1 + Reg2;-- Function 1 addition Reg1 and Reg2
29                 WHEN "0000000000000010" =>
30                     Result <= Reg1 - Reg2;-- Function 2 subtraction Reg1 and Reg2
31                 WHEN "00000000000000100" =>
32                     Result <= NOT Reg1;-- Function 3 inverse Reg1
33                 WHEN "000000000000001000" =>
34                     Result <= NOT (Reg1 AND Reg2);-- Function 4 Boolean NAND Reg1 and Reg2
35                 WHEN "0000000000000010000" =>
36                     Result <= NOT (Reg1 OR Reg2);-- Function 5 Boolean NOR Reg1 and Reg2
37                 WHEN "00000000000000100000" =>
38                     Result <= Reg1 AND Reg2;-- Function 6 Boolean AND Reg1 and Reg2
39                 WHEN "000000000000001000000" =>
40                     Result <= Reg1 XOR Reg2;-- Function 7 Boolean XOR Reg1 and Reg2
41                 WHEN "0000000000000010000000" =>
42                     Result <= Reg1 OR Reg2;-- Function 8 Boolean OR Reg1 and Reg2
43                 WHEN OTHERS =>
44                     Result <= "00000000";-- Don't care, do nothing
45             END CASE;
46             IF Result(7) = '1' THEN
47                 neg <= '1';
48             ELSE
49                 neg <= '0';
50             END IF;
51         END IF;
52     END PROCESS;
53     res1 <= result(7 DOWNTO 4);
54     res2 <= result(3 DOWNTO 0);
55 END calculation;
```

ALU_1 Block Diagram





Table 5.0 - Microcode Table


Function #	Microcode	Function
1	00000000000000000000000000000001	$\text{sum}(A, B)$
2	00000000000000000000000000000010	$\text{dif}(A, B)$
3	000000000000000000000000000000100	\overline{A}
4	0000000000000000000000000000001000	$\overline{A} \cdot B$
5	00000000000000000000000000000010000	$\overline{A} + B$
6	000000000000000000000000000000100000	$A \cdot B$
7	00000000001000000	$A \oplus B$
8	0000000010000000	$A + B$



The purpose of the ALU is to perform a set of arithmetic and logical operations based on an 8-bit opcode input. It takes two 8-bit inputs, A and B, and produces an 8-bit output result. The functions implemented in this ALU are written above in table 5.0 and include operations such as addition, subtraction, logical NOT on the input A, and more, for a total of 8 functions. The inputs to the ALU includes the clock (clk) which keeps all the components synchronized, the reset signal (res) that clears the output result when activated, and the 8-bit operands A and B. The opcode input selects the specific operation that is done on the inputs A and B. The outputs of the ALU include an 8-bit result that will show the output of the operations. It also includes a negative (neg) that will indicate whether or not the result is negative. The results from the ALU are split into two 4-bit outputs (res 1 and res 2) which are each connected to a 4-bit seven segment display that when put together illustrate the 8-bit results.

Problem 2

ALU_2 For Problem Set 2



b)

Function #	Operation / Function
1	Swap the lower and upper 4 bits of A
2	Produce the result of ORing A and B
3	Decrement B by 5
4	Invert all bits of A
5	Invert the bit-significance order of A
6	Find the greater value of A and B and produce the results (Max(A,B))
7	Produce the difference between A and B
8	Produce the result of XNORing A and B

Microcode Table

Function #	Microcode	Function
1	0000000000000001	Swap lower and upper 4 bits of A
2	0000000000000010	$A + B$
3	00000000000000100	Decrement B by 5
4	0000000000001000	\overline{A}
5	00000000000010000	Invert bit-significance order of A
6	0000000000100000	Output the greater value of A and B as the result
7	0000000001000000	$dif(A, B)$
8	0000000010000000	$\overline{A} \oplus B$

```


1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3 USE ieee.std_logic_unsigned.all;
4 USE ieee.numeric_std.all;
5
6 Entity ALU_unit_b is -- ALU unit includes Reg. 3
7 Port (
8   clk, res : in std_logic;
9   Reg1, Reg2 : in std_logic_vector(7 downto 0); -- 8-bit inputs A & B from Reg. 1 & Reg. 2
10  opcode : in std_logic_vector(15 downto 0); -- 16-bit opcode from Decoder
11  Result : buffer std_logic_vector(7 downto 0); -- 8-bit Result
12  neg : out std_logic;
13  res1: out std_logic_vector (3 downto 0);
14  res2: out std_logic_vector (3 downto 0)
15  );
16 End ALU_unit_b;
17
18 Architecture calculation of ALU_unit_b is
19 Begin
20 Process (clk, res)
21 begin
22 if res = '1' then
23   Result <= "00000000";
24 elsif (clk'EVENT AND clk = '1') then
25   case opcode is
26     when "0000000000000001" =>
27       -- Function 1 Swap the lower and upper 4 bits of Reg1
28       Result <= Reg1(3 downto 0) & Reg1(7 downto 4);
29     when "0000000000000010" =>
30       -- Function 2 Or of Reg1 and Reg2
31       Result <= Reg1 or Reg2;
32     when "00000000000000100" =>
33       -- Function 3 Decrement Reg2 by 5
34       Result <= std_logic_vector(signed(Reg2) - 5);
35     when "0000000000001000" =>
36       -- Function 4 Invert Bits of Reg1
37       Result <= not Reg1;

```

```

37      Result <= not Reg1;
38      when "0000000000010000" =>
39          -- Function 5 Invert the bit-significance order of Reg1
40          Result <= Reg1(0) & Reg1(1) & Reg1(2) & Reg1(3) & Reg1(4) & Reg1(5) & Reg1(6) & Reg1(7);
41      when "0000000000010000" =>
42          -- Function 6 greater value of Reg1 and Reg2 (Max(Reg1, Reg2))
43          if unsigned(Reg1) > unsigned(Reg2) then
44              Result <= Reg1;
45          else
46              Result <= Reg2;
47          end if;
48      when "0000000001000000" =>
49          -- Function 7 difference between Reg1 and Reg2
50          Result <= std_logic_vector(signed(Reg1) - signed(Reg2));
51      when "0000000001000000" =>
52          -- Function 8 XNOR of Reg1 and Reg2
53          Result <= not (Reg1 xor Reg2);
54      when others =>
55          -- Default case: Do nothing
56          Result <= "00000000";
57      end case;
58
59      -- Check if the result is negative
60      if Result(7) = '1' then
61          neg <= '1';
62      else
63          neg <= '0';
64      end if;
65  end if;
66 end process;
67
68 res1 <= Result(7 downto 4);
69 res2 <= Result(3 downto 0);
70 end calculation;

```



The ALU_2 component is used to do more difficult arithmetic and logical operations. Based on an 8-bit opcode, it performs operations including bit inversion, addition, switching the lower and upper four bits of an input, and comparing which of two values is bigger. For display on seven-segment displays, the component splits the 8-bit result it creates from two 8-bit operands (A and B) into two 4-bit outputs (Res1 and Res2). A negative flag (neg) is one of the other outputs that shows whether the result is negative or not. Other inputs include a reset signal (res) to clear outputs when needed and a clock signal (clk) for synchronization.

Problem 3

- a) For each opcode submitted to the ALU, display 'y' if the **student_id** signal value is odd and 'n' otherwise

I didn't have access to quartus for this.

Table 5.0 - Microcode Table

Function #	Microcode	Function
1	0000000000000001	$\text{sum}(\mathbf{A}, \mathbf{B})$
2	0000000000000010	$\text{dif}(\mathbf{A}, \mathbf{B})$
3	0000000000000100	$\overline{\mathbf{A}}$
4	0000000000001000	$\overline{\mathbf{A} \cdot \mathbf{B}}$
5	0000000000010000	$\overline{\mathbf{A} + \mathbf{B}}$
6	000000000100000	$\mathbf{A} \cdot \mathbf{B}$
7	000000001000000	$\mathbf{A} \oplus \mathbf{B}$
8	000000010000000	$\mathbf{A} + \mathbf{B}$

Conclusion

This lab helped deepen our understanding of how to build and implement a basic 8-bit CPU using arithmetic logic units (ALUs), latches, a 4:16 decoder, and a finite state machine (FSM). The ALU did the calculations, the FSM handled control flow, and the seven-segment display produced the visual outputs, every part was essential to the CPU's operation. Even though I didn't have access to quartus for problem 3 which had three data inputs, the lab still showed how combinational and sequential logic may be combined to produce a CPU.