

Министерство науки и высшего образования Российской Федерации Федеральное государственное бюджетное образовательное учреждение высшего образования

«Московский государственный технический университет имени Н. Э. Баумана

(национальный исследовательский университет)» (МГТУ им. Н. Э. Баумана)

ФАКУЛЬТЕТ	«Информатика и системы управления»	
КАФЕДРА «П	рограммное обеспечение ЭВМ и информационные технологии»	

Отчет по лабораторной работе № 4 по дисциплине "Архитектура ЭВМ"

Тема	Разработка ускорителей вычислений на платформе Xilinx Alveo	
Студе	ент Хамзина Р. Р.	
Групп	ıa _ ИУ7-53Б	
	ка (баллы)	
Оцент	(danilli)	
Преподаватель Дубровин Е. Н.		

Содержание

Введение		3
1	Разрабатываемый ускоритель	
	1.1 Технология создания ускорителей вычислений	4
	1.2 Архитектура разрабатываемого ускорителя	4
2	Моделирование исходного проекта	7
3	Моделирование проекта, измененного по индивидуальному	
	варианту	9
4	Синтез проекта	11
5	Тестирование	12
6	Контрольные вопросы	13
За	аключение	15
Π	риложение	16

Введение

Основной целью данной лабораторной работы является изучение архитектуры гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx.

Для достижения поставленной цели необходимо выполнить следующие задачи:

- изучить основные сведения о платформе Xilinx Alveo U200;
- разработать RTL описание ускорителя вычислений по индивидуальному варианту;
- выполнить генерацию ядра ускорителя;
- выполнить синтез и сборку бинарного модуля ускорителя;
- разработать и отладить тестирующее программное обеспечение на серверной хост-платформе
- провести тесты работы ускорителя вычислений.

1 Разрабатываемый ускоритель

Ускоритель вычислений - специальное аппаратное устройство, способное выполнять ограниченный ряд задач с большей параллельностью и за меньшее время в сравнении с универсальными микропроцессорными ЭВМ. Топология связей и набор команд примитивных процессорных устройств определяется назначением ускорителя и позволяет высвободить место на кристалле для увеличения их количества. Таким образом достигается большая параллельность работы.

1.1 Технология создания ускорителей вычислений

В данной лабораторной работе изучается технология создания ускорителей вычислений на основе ПЛИС. Основной плат ускорителя Xilinx Alveo U200 является ПЛИС xcu200-fsgd2104-2-е архитектуры Xilinx UltraScale, выполненная по 16-нанометровой технологии. Плата обеспечивает взаимодействие с хост-системой через интерфейс PCIe gen3 x16, и помимо ПЛИС содержит 4 планки памяти DIMM DDR4 по 16 ГБ, и два QSFP разъема для подключения 100ГБ Ethernet сети.

Для работы с ускорительной платой разработано специальное окружение XRT (Xilinx Runtime), включающее компоненты пользовательского пространства и драйвера ядра. XRT поддерживает как карты ускорителей на основе PCIe, так и встроенную архитектуру на основе MPSoC (для встраиваемых плат с ПЛИС Xilinx), обеспечивающую стандартизованный программный интерфейс для Xilinx FPGA.

1.2 Архитектура разрабатываемого ускорителя

В ходе лабораторной работы будет использован базовый шаблон так называемого RTL проекта VINC, который может быть создан в IDE Xilinx

Vitis и САПР Xilinx Vivado. Шаблон VINC выполняет попарное сложение чисел исходного массива и сохраняет результаты во втором массиве. Проект VINC включает:

- проект ПО хоста, выполняющий инициализацию аппаратного ядра и его тестирование через OpenCL вызовы;
- синтезируемый RTL проект ядра ускорителя на языках Verilog и SystemVerilo
- функциональный тест ускорителя VINC на языке SystemVerilog.

Функциональная схема разрабатываемой аппаратной системы показана на рисунке 1.1. Проект VINC представляет собой аппаратное устройство, связанное шиной АХІ4 ММ (Memory mapped) с DDR[i] памятью, и получающее настроечные параметры по интерфейсу АХІ4 Lite от программного обеспечения хоста. В рамках всей системы используется единое 64-х разрядное адресное пространство, в котором формируются адреса на всех АХІ4 шинах.

В каждой карте U200 имеется возможность подключить ускоритель к любому DDR[i] контроллеру в том регионе, где будет размещен проект. Всего для пользователя доступны 3 динамических региона: SLR0,1,2, для которых выделены каналы локальной памяти DDR[0], DDR[2], DDR[3] соответственно. Вся подключенная память DDR[0..3] доступна со стороны статического региона, в котором размещена аппаратная часть XRT.

Память DDR[1] доступна для использования как в статическом регионе, так и в динамическом регионе SLR1.

Для организации прямого доступа к памяти DDR со стороны хоста также используется AXI4MM шина, соединяющая XDMA PCIe контроллер с контроллером памяти.

Выбор одного из регионов для размещения проектов осуществляется на этапе так называемой линковки конфигурационного файла при помощи компилятора v++(фактически: компоновки, размещение и трассировки нескольких проектов в единый конфигурационный файл).




Рисунок 1.1 – Функциональная схема разрабатываемой аппаратной системы

2 Моделирование исходного проекта

На рисунках 2.1-2.3 представлены транзакции чтения данных вектора из DDR памяти и записи результата на шине AXI4 MM и инкремент данных в модуле.




Рисунок 2.1 – Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти




Рисунок 2.2 – Транзакция записи результата инкремента данных на шине $AXI4\ MM$




Рисунок 2.3 – Инкремент данных в модуле

3 Моделирование проекта, измененного по индивидуальному варианту

В соответствии с вариантом № 18 нужно было реализовать следующую функцию:

$$R[i] = \sim (A[i] + 2) \tag{3.1}$$

На рисунке 3.1 приведен измененный код, реализующий данную функцию. Для реализации была задана константа C1=2, которая показана на рисунке 3.2.

Рисунок 3.1 – Функция варианта № 18

```
10 ;
11 □ module rtl_kernel_wizard_2_example_adder #(
12 | parameter integer C_AXIS_TDATA_WIDTH = 512, // Data width of both input and output data
13 | parameter integer C_ADDER_BIT_WIDTH = 32,
14 | parameter integer C_NUM_CLOCKS = 1,
15 | parameter integer Cl = 2
```

Рисунок 3.2 – Константа C1

На рисунках 3.3-3.5 представлены транзакции чтения данных вектора из DDR памяти и записи результата на шине AXI4 MM и инкремент данных в модуле.



Рисунок 3.3 – Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти




Рисунок 3.4 – Транзакция записи результата инкремента данных на шине $AXI4\ MM$



Рисунок 3.5 – Инкремент данных в модуле

4 Синтез проекта

Для синтеза проекта компилятором v++ используется конфигурационный файл config.cfg, который содержит основную информацию для работы компилятора:

- количество и условные имена экземпляров ядер;
- тактовая частота работы ядра;
- для каждого ядра: выбор области SLR (SLR[0..2]), выбор DDR (DDR[0..3]) памяти, выбор высокопроизводительной памяти PLRAM(PLRAM[0,1,2]).
- параметры синтеза и оптимизации проекта.

На рисунке 4.1 представлен конфигурационный файл для данного проекта, в котором в соответствии с вариантом N 18 задан динамический регион SLR1 и DDR[1] память.

```
rtl_kernel_wizard_2.cfg

[connectivity]
nk=rtl_kernel_wizard_2:1:vinc0
slr=vinc0:SLR1
sp=vinc0.m00_axi:DDR[1]

[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
```

Рисунок 4.1 – Конфигурационный файл

 $\Pi pume$ чание: листинги файлов v++*.log и *.xclbin.info приведены в приложении.

5 Тестирование

Для проведения тестирования необходимо изменить файл $host_example.cpp$ в соответствии с функцией варианта № 18, как показано на рисунке 5.1.

```
host_example.cpp — Kate

Edit View Projects Bookmarks Sessions Tools Settings Help
host_example.cpp

clWaitForEvents(1, &readevent);
// Check Results

for (cl_uint i = 0; i < number_of_words; i++) {
    h_data[i] = ~(h_data[i] + 2);

    if ((h_data[i]) != h_axi00_ptr0_output[i]) {
        printf("ERROR in rtl_kernel_wizard_2::m00_axi - array index %d (host addr 0x%03x) - input=%d (0x %x), output=%d (0x%x)\n", i, i*4, h_data[i], h_axi00_ptr0_output[i],
        h_axi00_ptr0_output[i]);
        check_status = 1;
    }
// printf("i=%d, input=%d, output=%d\n", i, h_axi00_ptr0_input[i], h_axi00_ptr0_output[i]);
}</pre>
```

Рисунок 5.1 – Измененная проверка при тестировании

Результаты успешного тестирования приведены на рисунке 5.2.

Рисунок 5.2 – Результаты тестирования

6 Контрольные вопросы

1. Назовите преимущества и недостатки XDMA и QDMA платформ.

Преимущества QDMA:

- позволяет передавать поток данных непосредственно в логику FPGA параллельно с их обработкой;
- высокая производительность;
- низкая задержка между хостом и ядрами.

Недостатки XDMA:

- требует, чтобы данные сначала были полностью перемещены из памяти хоста в память FPGA (DDRx4 DIMM или PLRAM), прежде чем логика FPGA сможет начать обработку данных.
- 2. Назовите последовательность действий, необходимых для инициализации ускорителя со стороны хост-системы.
 - хост получает все платформы;
 - хост выбирает имя платформы Xilinx;
 - хост получает Id устройства;
 - хост получает информацию об устройстве;
 - создается контекст для переменных;
 - создается команда для ускорителя.
- 3. Какова процедура запуска задания на исполнения в ускорительном ядре VINC.
 - пользовательское ПО сканирует и инициализирует доступные ускорительные платы, совместимые с XRT, определяет доступные ресурсы, создает программное окружение пользовательского аппаратного ядра ускорителя;

- ресурсы локальной памяти ускорительной платы отображаются в пространство памяти хост системы;
- инициализируются каналы DMA для прямого доступа к памяти ускорителя;
- данные, подлежащие обработке, копируются из ОЗУ в локальную память ускорителя посредством DMA;
- ядру ускорителя посредством записи управляющих регистров, передаются параметры вычислений;
- хост-система выдает сигнал Start ядрам ускорителей, после чего начинается обработка внутри платы Xilinx Alveo.

4. Опишите процесс линковки на основании содержимого файла v++ *.log.

- анализ профиля устройства. Анализ конфигурационного файла. Поиск необходимых интерфейсов;
- FPGA linking synthesized kernels to platform;
- оптимизация логики ПЛИС для минимизации задержки;
- размещение логики ПЛИС, то есть выбор конкретного места для определенного логического блока;
- маршрутизация ПЛИС;
- генерация битового потока ПЛИС, то есть генерация файла [*.xclbin].

Заключение

В ходе лабораторной работы были рассмотрены и изучены ускорители вычислений на примере Alveo фирмы Xilinx. Цель, поставленная перед началом работы, была достигнута. В ходе лабораторной работы были решены все необходимые задачи.

Приложение

Листинг 6.1 – Файл vinc.xclbin.info

```
XRT Build Version: 2.8.743 (2020.2)
              Build Date: 2020-11-16 00:19:11
 3
                  Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
 6
    xclbin Information
                                           v{+}{+}\ (2\,0\,2\,0\,.\,2\,) \quad on \quad 2\,0\,2\,0\,-\,1\,1\,-\,1\,8\,-\,0\,5\,:\,1\,3\,:\,2\,9
        Generated by:
                                           2.8.743
        Version:
10
        Kernels:
                                           \texttt{rtl}\_\texttt{kernel}\_\texttt{wizard}\_2
        Signature:
11
12
        Content:
                                           Bitstream
        UUID (xclbin):
                                           4\,5\,1\,3\,3\,\mathrm{c}\,\mathrm{a}\,1\,-1\,8\,5\,0\,-4\,\mathrm{a}\,1\,1\,-9\,\mathrm{a}\,5\,5\,-3\,\mathrm{c}\,\mathrm{b}\,8\,\mathrm{d}\,f\,6\,1\,1\,1\,8\,1
13
                                           DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT,
14
        Sections:
15
                                           {\tt CONNECTIVITY,\ CLOCK\_FREQ\_TOPOLOGY,\ BUILD\_METADATA,}
                                           {\tt EMBEDDED\_METADATA,\ SYSTEM\_METADATA,}
                                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
    Hardware Platform (Shell) Information
19
20
21
        Vendor:
                                            xilinx
22
        Board:
                                           11200
23
        Name:
                                           xdma
24
        Version:
                                           201830.2
^{25}
        Generated Version:
                                           Vivado\ 2018.3\ (SW\ Build:\ 2568420)
26
                                           Tue Jun 25 06:55:20 2019
                                           x c u 200
        FPGA Device:
28
        Board Vendor:
                                           xilinx.com
        Board Name:
                                           xilin x . com: au 200:1.0
29
                                           xilinx.com: au200: part0:1.0
        Board Part:
30
        Platform VBNV:
                                           {\tt xilin\,x}\,\_{\tt u}\,200\,\_{\tt x}\,{\tt d\,m\,a}\,\_201830\,\_2
31
        Static UUID:
                                           \begin{smallmatrix} & & -1 & 0 & 2 & e & 7 & a & f & -b & 2 & b & 8 & -43 & 81 & -992 & b & -9 & a & 0 & 0 & c & c & 3 & 8 & 6 & 3 & e & b \end{smallmatrix}
32
33
        Feature\ ROM\ TimeStamp: \ 1561465320
34
35
    Clocks
36
37
                        DATA CLK
38
        Index:
                        DATA
39
        Type:
        Frequency: 300 MHz
40
41
                        KERNEL CLK
42
        Name
43
        I\, n\, d\, e\, x\, :
44
        Type:
                       KERNEL
45
        Frequency: 500 MHz
46
    Memory Configuration
47
48
49
                            bank0
        Name:
50
        Index:
                            0
                            MEM DDR4
51
        Type:
52
        B\,as\,e\quad A\,d\,d\,r\,e\,s\,s:\quad 0\,x\,4\,0\,0\,0\,0\,0\,0\,0\,0
53
        Address \ Size: \ 0\,x\,4\,0\,0\,0\,0\,0\,0\,0
        Bank Used:
55
56
        Name:
                             bank1
57
        Index:
                            MEM DDR4
58
        Type:
        Base Address: 0x5000000000
59
        A\,d\,d\,r\,e\,s\,s\quad S\,i\,z\,e:\quad 0\,x\,4\,0\,0\,0\,0\,0\,0\,0
60
        Bank Used:
61
                             Yes
62
63
                             bank2
65
        Type:
                            MEM_DDR4
        Base Address: 0x6000000000
66
        Address Size: 0x40000000
67
        Bank Used:
68
                            Nο
69
70
        Name:
                            bank3
71
        I\,n\,d\,e\,x\,:
72
                            MEM DDR4
73
        Base Address: 0x700000000
        A\,d\,d\,r\,e\,s\,s\quad S\,i\,z\,e:\quad 0\,x\,4\,0\,0\,0\,0\,0\,0\,0\,0
        Bank Used:
                            Νo
```

```
76
 77
               Name:
                                             PLRAM [0]
 78
               Index:
 79
               Type:
                                             MEM DRAM
  80
               Base Address: 0x300000000
  81
                Address Size:
                                              0 \times 20000
               Bank Used:
  82
 83
                                             PLRAM[1]
 84
               Name:
 85
               Index:
 86
               Type:
                                             MEM DRAM
               Base Address: 0x3000200000
  87
  88
               Address Size: 0x20000
  89
               Bank Used:
 90
              {\bf Name}:
  91
                                              \operatorname{PLRAM}\left[\:2\:\right]
  92
               Index:
 93
                                             MEM DRAM
               Type:
               Base Address: 0x3000400000
 94
               Address Size: 0x20000
 95
 96
               Bank Used:
                                             Νo
 97
 98
        Kernel: \ rtl\_kernel\_wizard\_2
 99
100
         Definition
101
               Signature: \ rtl\_kernel\_wizard\_2 \ (uint \ num, \ \textbf{int}*\ axi00 \ ptr0)
102
103
        Ports
104
105
106
               Port:
                                                s_axi_control
107
               Mode:
108
               Range (bytes): 0 \times 1000
               Data Width:
                                                32 bits
109
110
               Port Type:
                                                addressable
111
                                                m00 axi
112
               Port:
113
               Mode:
                                                master
               114
115
               Data Width:
                                                512 bits
116
               Port Type:
                                                addressable
117
118
119
120
              Base Address: 0x1800000
121
122
               Argument:
               Register Offset:
123
                                                         0 \times 010
124
               Port:
                                                         \mathtt{s}\,\_\,\mathtt{a}\,\mathtt{x}\,\mathtt{i}\,\_\,\mathtt{control}
125
               {\bf Memory}:
                                                         <not applicable >
126
127
               Argument:
                                                         axi00_ptr0
               Register Offset:
128
129
               Port:
                                                         m00_axi
130
               Memory:
                                                         bank1 (MEM DDR4)
131
132
         Generated By
133
134
               Command:
                                                v++
135
                                                2\,0\,2\,0\,.2\ -\ 2\,0\,2\,0\,-11\,-1\,8\,-0\,5\,:1\,3\,:2\,9\ (SW\ BUILD:\ 0\,)
136
                                                v++ --config rtl_kernel_wizard_2.cfg --connectivity.nk rtl_kernel_wizard_2:1:vinc0 --
                         connectivity.slr vinc0:SLR1 --connectivity.sp vinc0.m00_axi:DDR[1] --input_files rtl_kernel_wizard_2.xo --link --optimize 0 --output vinc.xclbin --platform /opt/xilinx/platforms/
                         xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --report_level 0 --target hw --vivado.prop
                           \verb|run.impl_1| . STEPS.OPT_DESIGN.ARGS.DIRECTIVE = Explore --vivado.prop run.impl_1| . STEPS.PLACE\_DESIGN.RECTIVE = Explore --vivado.prop run.impl_1| . STEPS.PLACE\_DESIGN.RECTIVE = Explore --vivado.prop run.impl_1| . STEPS.PLACE_DESIGN.RECTIVE -- vivado.prop run.impl_1| . STEPS.PLACE_DESIGN.RECTIVE -- vivado.pro
                         ARGS. DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore --vivado.prop run.impl_1.STEPS.
                         ROUTE_DESIGN . ARGS . DIRECTIVE=E x p lore
137
               Options:
                                                --config rtl_kernel_wizard_2.cfg
138
                                                --connectivity.nk rtl_kernel_wizard_2:1:vinc0
139
                                                --connectivity.slr vinc0:SLR1
140
                                                --connectivity.sp vinc0.m00 axi:DDR[1]
141
                                                --input_files rtl_kernel_wizard_2.xo
142
                                                —— l i n k
143
                                                --optimize 0
144
                                                --output vinc.xclbin
                                                --platform / opt/xilinx/platforms/xilinx\_u200\_xdma\_201830\_2/xilinx\_u200\_xdma\_201830\_2.
145
                                                         xpfm
146
                                                --report_level 0
147
                                                --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
                                                --vivado.prop run.impl 1.STEPS.PLACE DESIGN.ARGS.DIRECTIVE=Explore
```

Листинг 6.2 – Файл v++ vinc.log

```
1 INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
                         Reports: /iu home/iu7109/workspace/Alveo lab1 kernels/src/vitis rtl kernel/rtl kernel wizard 2/ x/
                                          reports / link
                          Log files: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/
                                          \log s / \ln k
   4 INFO: [v++ 60-1548] Creating build summary session with primary output /iu home/iu7109/workspace/
                            Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_2/vinc.xclbin.link\_summary, \ at \ Fri \ Dec \ 24/vinc.xclbin.link\_summary, \ at \ Per \ P
   5 INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Dec 24 17:39:02 2021
   6 NFO: [v++ 60-1315] Creating rulecheck session with output '/iu_home/iu7109/workspace/Alveo_lab1_kernels/
                            src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/reports/link/v++_link_vinc_guidance.html', at Fri Dec 24
                           17:39:15 2021
   7 INFO: [v++ 60-895]
                                                                                   Target platform: /opt/xilinx/platforms/xilinx_u200_xdma_201830 2/
   xilinx_u200_xdma_201830_2.xpfm
8 INFO: [v++ 60-1578] This platform contains Device Support Archive '/opt/xilinx/platforms/
                           xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_201830_2.dsa'
   9 INFO: [v++74-74] Compiler Version string: 2020.2
 10 NFO: [v++60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly enabled for this release
 11 INFO: [v++ 60-629] Linking for hardware target
                                                                                  Target device: xilinx_u200_xdma_201830_2
 12 INFO: [v++ 60-423]
 13 INFO: [v++ 60-1332] Run 'run link' status: Not started
 14 \left[ \text{INFO: [v++ 60-1443] [17:39:45] Run run\_link: Step system\_link: Started run\_link: Step system\_link: Step system
 15 NFO: [v++ 60-1453] Command Line: system_link --xo /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/
                            vitis\_rtl\_kernel/rtl\_kernel\_wizard\_2/rtl\_kernel\_wizard\_2.xo--config\ /iu\_home/iu7109/workspace/rtl\_kernel_wizard\_2.xo--config\ /iu
                           Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --target hw --output_dir /
                           iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int --
temp_dir_/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link
                            /sys_link
 16 INFO: [v++ 60-1454] Run Directory: /iu home/iu7109/workspace/Alveo lab1 kernels/src/vitis rtl kernel/
                           \mathtt{rtl}\,\_\,\mathtt{kernel}\,\_\,\mathtt{wizard}\,\_\,2\,/\,\_\,\mathtt{x}/\,\mathtt{lin}\,\mathtt{k}\,/\,\mathtt{run}\,\_\,\mathtt{lin}\,\mathtt{k}
 17 NFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Dec 24 17:39:53 2021
 18 NFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/
                            vitis_rtl_kernel/rtl_kernel_wizard_2/rtl_kernel_wizard_2.xo
  19 NFO: [SYSTEM LINK 82-53] Creating IP database /iu home/iu7109/workspace/Alveo lab1 kernels/src/
                           vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
 20 \mid \text{INFO: [SYSTEM\_LINK } 82 - 38] \quad [17:39:54] \quad \text{build\_xd\_ip\_db } \quad \text{started: } / \\ \text{data/Xilinx/Vitis/} \\ 2020.2 / \\ \text{bin/build\_xd\_ip\_db} \quad \text{fine } \text{fin
                          -ip_search 0 -sds-pf /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/xilinx_u200_xdma_201830_2.hpfm -clkid 0 -ip /iu_home/iu7109/
                           workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/iprepo/mycompany_com_kernel_rtl_kernel_wizard_2_1_0,rtl_kernel_wizard_2-o/iu_home/iu7109/workspace/
                            Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_2/\_x/link/sys\_link/\_sysl/.cdb/xd\_ip\_db.xml
21 INFO: [SYSTEM_LINK 82-37] [17:40:11] build_xd_ip_db finished successfully
22 Time (s): cpu = 00:00:18; elapsed = 00:00:17. Memory (MB): peak = 1693.492; gain = 0.000; free
                           physical = 329906; free virtual = 418832
 23 INFO: [SYSTEM LINK 82-51] Create system connectivity graph
24 NFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /iu_home/iu7109
                           /workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/cfgraph/
                            cfgen cfgraph.xml
25 \left[ \text{INFO: [SYSTEM\_LINK } 82 - 38] \right] \left[ 17:40:11 \right] \text{ cfgen started: } / \text{data/Xilinx/Vitis/} \\ 20:20.2 / \text{bin/cfgen } -\text{nkmax/vitis/} \\ 20:20.2
                            rtl_kernel_wizard_2:1:vinc0 -slr vinc0:SLR1 -sp vinc0.m00_axi:DDR[1] -dmclkid 0 -r /iu_home/iu7109/
                            workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/_sysl/.cdb/
                            xd_ip_db.xml -o /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/
                             x/link/sys link/cfgraph/cfgen cfgraph.xml
 26 INFO: [CFGEN 83-0] Kernel Specs:
 27 INFO: [CFGEN 83-0]
                                                                                   kernel: rtl kernel wizard 2, num: 1 {vinc0}
28 INFO: [CFGEN 83-0] Port Specs:
 29 INFO: [CFGEN 83-0]
                                                                                  kernel: vinc0, k_port: m00_axi, sptag: DDR[1]
30 INFO: [CFGEN 83-0] SLR Specs:
31 INFO: [CFGEN 83-0] instance: vinc0, SLR: SLR1
 32 INFO: [CFGEN 83-2228] Creating mapping for argument vinc0.axi00_ptr0 to DDR[1] for directive vinc0.m00_axi
                           :DDR[1]
 33 INFO: [SYSTEM_LINK 82-37] [17:40:24] cfgen finished successfully
 34 Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1693.492 ; gain = 0.000 ; free
                           physical = 329733; free virtual = 418675
 35 INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
36 INFO: [SYSTEM_LINK 82-38] [17:40:24] cf2bd started: /data/Xilinx/Vitis/2020.2/bin/cf2bd --linux -- trace_buffer 1024 --input_file /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
                            rtl_kernel_wizard_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml ---ip_db/iu_home/iu7109/workspace/
                            Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
                            --cf_name dr --working_dir /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
                            rtl_kernel_wizard_2/_x/link/sys_link/_sysl/.xsd --temp_dir_/iu_home/iu7109/workspace/
                            Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link --output_dir /iu_home/
                            iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int --target_bd
                           pfm dynamic.bd
 37 NFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /iu_home/iu7109/workspace/
                            Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_2/\_x/link/sys\_link/cfgraph/cfgen\_cfgraph.xml
                             -r /iu\_home/iu7109/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_2/\_x/link/space/Alveo\_lab1_kernels/src/vitis\_rtl_kernel/rtl_kernel_wizard_2/\_x/link/space/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/space/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/space/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/space/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/space/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/space/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/space/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/space/Alveo_lab1_kernels/space/Alveo_lab1_kernels/space/space/Alveo_lab1_kernels/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/sp
                            sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
 38 INFO: [CF2BD 82-28] cf2xd finished successfully
```

```
39 NFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /iu_home/
                 iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/_sysl/.
40 INFO: [CF2BD 82-28] cf xsd finished successfully
41 INFO: [SYSTEM_LINK 82-37] [17:40:32] cf2bd finished successfully
42 \ | \ \text{Time (s): cpu} = 00:00:07 \ ; \ elapsed = 00:00:08 \ . \ Memory (MB): peak = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 0.000 \ ; \ free = 1693.492 \ ; \ gain = 16
                physical = 329691; free virtual = 418638
43 INFO: [v++ 60-1441] [17:40:32] Run run link: Step system link: Completed
physical = 329782; free virtual = 418725
 45 \, \left| \, \text{INFO: [v++ 60-1443] [17:40:32] Run run\_link: Step cf2sw: Started} \right| \\
46 \ | \ INFO: \ [v++\ 60-1453] \ Command \ Line: \ cf2sw -sdsl \ /iu\_home/iu7109/workspace/Alveo\_lab1\_kernels/src/labselember - and labselember - and lab
                 vitis rtl kernel/rtl kernel wizard 2/ x/link/int/sdsl.dat -rtd /iu home/iu7109/workspace/
                 Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/cf2sw.rtd -nofilter /iu_home/
                 iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/cf2sw_full.
                 rtd -xclbin /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/
                 link/int/xclbin_orig.xml -o /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
                 rtl kernel wizard 2/x/link/int/xclbin orig.1.xml
47 \left[ \text{INFO: [v++ 60-1454] Run Directory: /iu\_home/iu7109/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/runder.} \right]
               rtl_kernel_wizard_2/_x/link/run_link
48 INFO: [v++60-1441] [17:40:41] Run run_link: Step cf2sw: Completed
physical = 329840; free virtual = 418782
50 \mid INFO: \mid [v++\ 60-1443] \mid [17:40:41] \mid Run \mid run\_link: \mid Step \mid rtd2\_system\_diagram: \mid Started \mid Sta
51 NFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
52 NFO: [v++ 60-1454] Run Directory: /iu home/iu7109/workspace/Alveo lab1 kernels/src/vitis rtl kernel/
                 rtl kernel wizard 2/ x/link/run link
53 INFO: [v++ 60-1441] [17:40:45] Run run_link: Step rtd2_system_diagram: Completed
54 Time (s): cpu = 00:00:00; elapsed = 00:00:05. Memory (MB): peak = 1585.129; gain = 0.000; free
                 physical = 329245 \quad ; \quad free \quad \textbf{virtual} = 418187
55 \ | \ INFO: \ [v++\ 60-1443] \ [17:40:45] \ Run \ run\_link: \ Step \ vpl: \ Started
56\ |\ INFO: \ [v++\ 60-1453]\ Command\ Line:\ vpl\ -t\ hw\ -f\ /opt/xilinx/platforms/xilinx\_u200\_xdma\_201830\_2/
                 xilinx_u200_xdma_201830_2.xpfm --remote_ip_cache /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/
                 vitis_rtl_kernel/rtl_kernel_wizard_2/.ipcache --output_dir /iu_home/iu7109/workspace/
                 Alveo_labl_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int --log_dir /iu_home/iu7109/
                 workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/logs/link --report_dir /
                iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/reports/link--config_/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link
                 /int/vplConfig.ini -k /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
                 rtl_kernel_wizard_2/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir/iu_home/iu7109/
                 workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link --no-info --iprepo ,
                 iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/xo/
                 ip_repo/mycompany_com_kernel_rtl_kernel_wizard_2_1_0 —messageDb /iu_home/iu7109/workspace/
                 Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/run_link/vpl.pb /iu_home/iu7109/
                 workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/dr.bd.tcl
      INFO: [v++ 60-1454] Run Directory: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
                 {\tt rtl\_kernel\_wizard\_2/\_x/link/run\_link}
58
       ***** vpl v2020.2 (64-bit)
59
60
           **** SW Build (by xbuild) on 2020-11-18-05:13:29
61
               ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
      INFO: [VPL 60-839] Read in kernel information from file '/iu home/iu7109/workspace/Alveo lab1 kernels/src/
                vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/kernel_info.dat'.
      INFO: [VPL 74-74] Compiler Version string: 2020.2
65 INFO: [VPL 60-423] Target device: xilinx_u200_xdma_201830_2
66 INFO: [VPL 60-1032] Extracting hardware platform to /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/vivado/vpl/.local/hw_platform
67 WARNING: /data/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
68 [17:44:00] Run vpl: Step create_project: Started
69 Creating Vivado project.
      [17:44:14] Run vpl: Step create_project: Completed
      [17:44:14] Run vpl: Step create bd: Started
72 [17:45:49] Run vpl: Step create_bd: RUNNING...
73 [17:47:23] Run vpl: Step create bd: RUNNING...
74 [17:48:50] Run vpl: Step create bd: RUNNING...
75 [17:49:41] Run vpl: Step create_bd: Completed
76 [17:49:41] Run vpl: Step update_bd: Started
77
       [\,1\,7\,:\,4\,9\,:\,4\,3\,]\ Run\ vpl:\ Step\ update\_bd:\ Completed
78 [17:49:43] Run vpl: Step generate_target: Started
79
       [17:51:11] Run vpl: Step generate \_ target: RUNNING..
80 [17:52:15] Run vpl: Step generate target: Completed
       [17:52:15] Run vpl: Step config_hw_runs: Started
82 [17:53:00] Run vpl: Step config_hw_runs: Completed
83 [17:53:00] Run vpl: Step synth: Started
84 \mid [17:54:14] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
85 [17:54:48] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
86 \mid [17:55:23] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
87 \mid [17:55:57] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
       [17:56:32] \ \ Block-level \ \ synthesis \ \ in \ \ progress \,, \ \ 0 \ \ of \ \ 61 \ \ jobs \ \ complete \,, \ \ 8 \ \ jobs \ \ running \,.
88
       [17:57:07] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
       [17:57:43] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
```

```
91 [17:58:18] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
    [17:58:54] \ \ Block-level \ \ synthesis \ \ in \ \ progress \,, \ \ 0 \ \ of \ \ 61 \ \ jobs \ \ complete \,, \ \ 8 \ \ jobs \ \ running \,.
92
    [17:59:28] Block-level synthesis in progress, 6 of 61 jobs complete, 2 jobs running.
93
94
    [18:00:03] Block-level synthesis in progress, 6 of 61 jobs complete, 5 jobs running.
    [18:00:37] Block-level synthesis in progress, 7 of 61 jobs complete, 7 jobs running.
               Block-level synthesis in progress, 10 of 61 jobs complete, 5 jobs running
    [18:01:12]
    [18:01:47] Block-level synthesis in progress, 10 of 61 jobs complete, 7 jobs running.
    [18:02:22]
               Block-level synthesis in progress, 11 of 61 jobs complete, 7 jobs running.
99
    [18:02:57] Block-level synthesis in progress, 11 of 61 jobs complete, 8 jobs running.
100
    [18:03:32] Block-level synthesis in progress, 11 of 61 jobs complete, 8 jobs running.
101
    [18:04:06] Block-level synthesis in progress, 11 of 61 jobs complete, 8 jobs running.
    [18:04:42] Block-level synthesis in progress, 12 of 61 jobs complete, 7 jobs running.
102
103
    [18:05:16] Block-level synthesis in progress, 14 of 61 jobs complete, 5 jobs running.
    [18:05:52] Block-level synthesis in progress, 14 of 61 jobs complete, 6 jobs running.
104
105
    [18:06:28]
               Block-level synthesis in progress, 16 of 61 jobs complete, 6 jobs running.
    [18:07:04] Block-level synthesis in progress, 18 of 61 jobs complete, 4 jobs running.
107
    [18:07:38]
               Block-level synthesis in progress, 19 of 61 jobs complete, 6 jobs running.
    [18 08 13]
               Block-level synthesis in progress, 19 of 61 jobs complete, 8 jobs running.
               Block-level synthesis in progress, 20 of 61 jobs complete, 7 jobs running.
109
    [18:08:47]
    [18:09:22] Block-level synthesis in progress, 20 of 61 jobs complete, 7 jobs running.
110
    [18:09:57] Block-level synthesis in progress, 20 of 61 jobs complete, 8 jobs running.
111
119
    [18:10:32] Block-level synthesis in progress, 21 of 61 jobs complete, 7 jobs running.
    [18:11:08] Block-level synthesis in progress, 23 of 61 jobs complete, 5 jobs running.
113
114
    [18:11:45] Block-level synthesis in progress, 23 of 61 jobs complete, 6 jobs running.
    [18:12:20] Block-level synthesis in progress, 25 of 61 jobs complete, 6 jobs running.
               Block-level synthesis in progress, 29 of 61 jobs complete, 2 jobs running.
    [18:12:57]
117
    [18:13:32] Block-level synthesis in progress, 29 of 61 jobs complete, 8 jobs running.
    [18:14:08] Block-level synthesis in progress, 32 of 61 jobs complete, 5 jobs running.
118
    [18:14:44] Block-level synthesis in progress, 33 of 61 jobs complete, 6 jobs running.
119
    [18:15:23] Block-level synthesis in progress, 33 of 61 jobs complete, 7 jobs running.
120
    [18:15:59] Block-level synthesis in progress, 33 of 61 jobs complete, 8 jobs running.
121
199
    [18:16:37] Block-level synthesis in progress, 33 of 61 jobs complete, 8 jobs running.
123
    [18:17:11] Block-level synthesis in progress, 33 of 61 jobs complete, 8 jobs running.
    [18:17:50] Block-level synthesis in progress, 33 of 61 jobs complete, 8 jobs running.
125
    [18:18:27]
               Block-level synthesis in progress, 33 of 61 jobs complete, 8 jobs running.
    [18:19:03] Block-level synthesis in progress, 34 of 61 jobs complete, 7 jobs running.
    [18:19:38] Block-level synthesis in progress, 37 of 61 jobs complete, 5 jobs running.
127
    [18:20:15] Block-level synthesis in progress, 38 of 61 jobs complete, 6 jobs running.
128
    [18:20:49] Block-level synthesis in progress, 39 of 61 jobs complete, 6 jobs running.
129
    [18:21:26] Block-level synthesis in progress, 39 of 61 jobs complete, 8 jobs running.
130
131
    [18:22:01] \ \ Block-level \ \ synthesis \ \ in \ \ progress \ , \ 41 \ \ of \ 61 \ \ jobs \ \ complete \ , \ 6 \ \ jobs \ \ running \ .
132
    [18:22:40] Block-level synthesis in progress, 41 of 61 jobs complete, 8 jobs running.
    [18:23:16] Block-level synthesis in progress, 41 of 61 jobs complete, 8 jobs running.
133
    [18:23:53] Block-level synthesis in progress, 41 of 61 jobs complete, 8 jobs running.
134
    [18:24:29] Block-level synthesis in progress, 41 of 61 jobs complete, 8 jobs running.
    [18:25:05] Block-level synthesis in progress, 42 of 61 jobs complete, 7 jobs running.
136
    [18:25:43] Block-level synthesis in progress, 44 of 61 jobs complete, 5 jobs running.
137
    [18:26:19] Block-level synthesis in progress, 46 of 61 jobs complete, 6 jobs running.
138
    [18:26:55] Block-level synthesis in progress, 48 of 61 jobs complete, 5 jobs running.
139
140
    [18:27:34] Block-level synthesis in progress, 48 of 61 jobs complete, 7 jobs running.
141
    [18:28:09] Block-level synthesis in progress, 52 of 61 jobs complete, 4 jobs running.
    [18:28:46] Block-level synthesis in progress, 52 of 61 jobs complete, 6 jobs running.
    [18:29:21]
               Block-level synthesis in progress, 52 of 61 jobs complete, 6 jobs running.
143
    [18:29:59] Block-level synthesis in progress, 52 of 61 jobs complete, 6 jobs running.
    [18:30:35] Block-level synthesis in progress, 52 of 61 jobs complete, 6 jobs running.
    [18:31:06] \ \ Block-level \ \ synthesis \ \ in \ \ progress \, , \ 52 \ \ of \ 61 \ \ jobs \ \ complete \, , \ 6 \ \ jobs \ \ running \, .
146
               Block-level\ synthesis\ in\ progress\ ,\ 53\ of\ 61\ jobs\ complete\ ,\ 5\ jobs\ running\ .
    [18:31:49]
147
    [18:32:29] Block-level synthesis in progress, 55 of 61 jobs complete, 3 jobs running.
148
    [18:33:09] Block-level synthesis in progress, 55 of 61 jobs complete, 3 jobs running.
149
150
    [18:33:45] Block-level synthesis in progress, 57 of 61 jobs complete, 1 job running.
    [18:34:23] Block-level synthesis in progress, 57 of 61 jobs complete, 3 jobs running.
151
    [18:34:58]
               Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
152
               Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
    [18:35:37]
154
    [18:36:13] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
    [18:36:51] \ \ Block-level \ \ synthesis \ \ in \ \ progress \,, \ 59 \ \ of \ 61 \ \ jobs \ \ complete \,, \ 1 \ \ job \ \ running \,.
155
               Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
156
    [18:37:27]
    [18:38:06] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
157
    [18:38:44] Block-level synthesis in progress, 60 of 61 jobs complete, 0 jobs running.
158
159
    [18:39:22] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
160
    [18:39:57] \ \ Block-level \ \ synthesis \ \ in \ \ progress \, , \ \ 60 \ \ of \ \ 61 \ \ jobs \ \ complete \, , \ \ 1 \ \ job \ \ running \, .
    [18:40:36] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
161
    [18:41:13] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
    [18:41:52] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
    [18:42:32] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
    [18:43:10] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
165
166
    [18:43:45] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
    [18:44:23] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
167
    [18:45:00] Block-level synthesis in progress, 61 of 61 jobs complete, 0 jobs running.
168
    [18:45:38] Top-level synthesis in progress.
169
    [18:46:17] Top-level synthesis in progress.
170
    [18:46:56] Top-level synthesis in progress.
    [18:47:32] Top-level synthesis in progress.
```

```
173 [18:48:10] Top-level synthesis in progress.
174 [18:48:50] Top-level synthesis in progress.
175 [18:49:28] Top-level synthesis in progress
176
    [18:50:04] Top-level synthesis in progress.
177 [18:50:45] Top-level synthesis in progress
    [18:51:23] Run vpl: Step synth: Completed
    [18:51:23] Run vpl: Step impl: Started
180
    [19:21:46] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 40m
         55s
181
182 [19:21:46] Starting logic optimization...
183 [19:27:02] Phase 1 Retarget
184
    [19:28:19] Phase 2 Constant propagation
    [19:28:57] Phase 3 Sweep
185
186
    [19:31:27] Phase 4 BUFG optimization
    [19:32:04] Phase 5 Shift Register Optimization
188
    [19:32:41] Phase 6 Post Processing Netlist
    [19:40:53] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 19m 07s
190
191 [19:40:53] Starting logic placement..
192 \mid [19:42:52] Phase 1 Placer Initialization
    [19:42:52] Phase 1.1 Placer Initialization Netlist Sorting
193
    [19:50:41] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
194
195
    [19:55:19] Phase 1.3 Build Placer Netlist Model
    [20:01:51] Phase 1.4 Constrain Clocks/Macros
    [20:02:27] Phase 2 Global Placement
    [20:02:27] Phase 2.1 Floorplanning
    [20:03:45] Phase 2.1.1 Partition Driven Placement
199
    [20:03:45] Phase 2.1.1.1 PBP: Partition Driven Placement
200
    [20:04:26] Phase 2.1.1.2 PBP: Clock Region Placement
201
    [20:07:05] Phase 2.1.1.3 PBP: Compute Congestion
202
203
    [\,2\,0:0\,7:0\,5\,]\ Phase\ 2.1.1.4\ PBP\colon\ UpdateTiming
204
    [20:08:25] Phase 2.1.1.5 PBP: Add part constraints
    [20:09:06] Phase 2.2 Update Timing before SLR Path Opt
205
206
    [20:09:06] Phase 2.3 Global Placement Core
    [20:23:06] Phase 2.3.1 Physical Synthesis In Placer
    [20:29:56] Phase 3 Detail Placement
208
    [20:29:56] Phase 3.1 Commit Multi Column Macros
209
210 [20:29:56] Phase 3.2 Commit Most Macros & LUTRAMs
    [20:35:01] Phase 3.3 Small Shape DP
211
212
    [20:35:01] Phase 3.3.1 Small Shape Clustering
213
    [20:36:07] Phase 3.3.2 Flow Legalize Slice Clusters
    [20:36:07] Phase 3.3.3 Slice Area Swap
214
    [20:38:18] Phase 3.4 Place Remaining
215
    [20:39:03] Phase 3.5 Re-assign LUT pins
    [20:39:50] Phase 3.6 Pipeline Register Optimization
217
    [20:39:50] Phase 3.7 Fast Optimization
218
    [20:41:51] Phase 4 Post Placement Optimization and Clean-Up
219
    [20:41:51] Phase 4.1 Post Commit Optimization
220
221
    [\,2\,0\,:\,4\,6\,:\,4\,1\,]\  \  \, \textbf{Phase}\  \  \, 4\,.\,1\,.\,1\  \  \, \textbf{Post}\  \  \, \textbf{Placement}\  \  \, \textbf{Optimization}
222
    [20:47:20] Phase 4.1.1.1 BUFG Insertion
    [20:47:20] Phase 1 Physical Synthesis Initialization
223
    [20:48:46] Phase 4.1.1.2 BUFG Replication
224
    [20:50:58] Phase 4.1.1.3 Replication
    [20:53:47] Phase 4.2 Post Placement Cleanup
    [20:54:31] Phase 4.3 Placer Reporting
227
    [20:54:31] Phase 4.3.1 Print Estimated Congestion
228
    [20:55:19] Phase 4.4 Final Placement Cleanup
229
230 \, \big[\, [2\,1:3\,0:1\,9\,] \quad \text{Finished 4th of 6 tasks (FPGA logic placement)} \,. \quad \text{Elapsed time: 01h 49m 25s} \,.
231
232 [21:30:19] Starting logic routing.
    [21:33:38] Phase 1 Build RT Design
233
    [21:38:58] Phase 2 Router Initialization
234
    [21:38:58] Phase 2.1 Fix Topology Constraints
    [21:39:37] Phase 2.2 Pre Route Cleanup
236
    [21:39:37] Phase 2.3 Global Clock Net Routing
237
    [21:41:43] Phase 2.4 Update Timing
238
239 [21:48:32] Phase 2.5 Update Timing for Bus Skew
240
    [21:48:32] Phase 2.5.1 Update Timing
241
    [21:51:16] Phase 3 Initial Routing
242
    [21:51:16] Phase 3.1 Global Routing
    [21:53:54] Phase 4 Rip-up And Reroute
243
    [21:53:54] Phase 4.1 Global Iteration 0
    [22:02:59] Phase 4.2 Global Iteration 1
    [22:06:07] Phase 4.3 Global Iteration 2
246
    [22:08:04] Phase 4.4 Global Iteration 3
247
    [\,2\,2:1\,0:3\,9\,] Phase 4.5 Global Iteration 4
248
249
    [22:11:17] Phase 5 Delay and Skew Optimization
250 [22:11:17] Phase 5.1 Delay CleanUp
251
    [22:11:57] Phase 5.2 Clock Skew Optimization
    [22:11:57] Phase 6 Post Hold Fix
    [22:11:57] Phase 6.1 Hold Fix Iter
```

```
254 [22:11:57] Phase 6.1.1 Update Timing
255 [22:15:59] Phase 7 Route finalize
256
           [22:16:38] Phase 8 Verifying routed nets
257
            [22:17:19] Phase 9 Depositing Routes
           [22:19:21] Phase 10 Route finalize
258
            [22:19:21] Phase 11 Post Router Timing
260 \mid [22:22:42] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 52m 22s
261
262
           [22:22:42] Starting bitstream generation ..
263
           [23:39:58] Creating bitmap . . .
264
           [00:17:33] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
265
           [00:17:33] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 01h 54m 51s
266
            [00:19:12] Run vpl: Step impl: Completed
267 [00:19:45] Run vpl: FINISHED. Run Status: impl Complete!
268
          INFO: \ [v++\ 60-1441] \ [0\ 0:2\ 0:3\ 4] \ Run\ run\_link: \ Step\ vpl: \ Completed
physical = 277245; free virtual = 390908
270 INFO: [v++ 60-1443] [00:20:34] Run run link: Step rtdgen: Started
271 INFO: [v++ 60-1453] Command Line: rtdgen
272 NFO: [v++ 60-1454] Run Directory: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
                         {\tt rtl\_kernel\_wizard\_2/\_x/link/run\_link}
273 INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name '
                       DATA CLK' in the xclbin
274 NFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name '
                       KERNEL_CLK' in the xclbin
           INFO: [v++60-1230] The compiler selected the following frequencies for the runtime controllable kernel
                         clock(s) and scalable system clock(s): Kernel (DATA) clock: clkwiz kernel clk out1 = 300, Kernel (
                       KERNEL) \ clock: \ clkwiz\_kernel2\_clk\_out1 = 500
276 INFO: [v++ 60-1453] Command Line: cf2sw -a /iu home/iu7109/workspace/Alveo lab1 kernels/src/
                         vitis\_rtl\_kernel/rtl\_kernel\_wizard\_2/\_x/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/int/address\_map.xml\_sdsl\_/iu\_home/iu7109/workspace/link/iu_home/iu7109/workspace/link/iu_home/iu7109/workspace/link/iu_home/iu7109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/workspace/link/iu1109/wo
                         Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_2/\_x/link/int/sdsl.dat -xclbin - /iu\_home/sdsl.dat -xclbin -xclbin - /iu\_home/sdsl.dat -xclbin -xc
                         iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/xclbin_orig
                         xml -rtd /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link
                         /int/vinc.rtd -o /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2
                         /_x/link/int/vinc.xml
277 INFO: [v++60-1652] Cf2sw returned exit code: 0
278 INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath:/iu.home/
                       iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/vinc.rtd
279 \mid \text{INFO}: \quad [\text{v}++ \ 60-2312] \quad \text{HPISystemDiagram}:: \text{writeSystemDiagramAfterRunningVivado} \;, \; \; \text{systemDiagramOutputFilePath}: \; \; / \; \text{The SystemDiagramOutputFilePath} \; \; / \; \text{The
                         iu\_home/iu7109/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_2/\_x/link/int/2000.
                          system Diagram Model Slr Base Address.json
280 INFO: [v++ 60-1618] Launching
281 INFO: [v++ 60-1441] [00:20:46] Run run_link: Step rtdgen: Completed
physical = 277329 \; ; \; free \; \mathbf{virtual} = 391031
283 INFO: [v++ 60-1443] [00:20:46] Run run link: Step xclbinutil: Started
284 NFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP LAYOUT: JSON:/iu home/iu7109/workspace/
                         Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/debug_ip_layout.rtd --add-
                          section BITSTREAM:RAW:/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
                         rtl_kernel_wizard_2/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-
                          section : JSON:/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x
                         /link/int/vinc.rtd --append-section :JSON:/iu_home/iu7109/workspace/Alveo_lab1_kernels/src,
                          vitis rtl kernel/rtl kernel wizard 2/ x/link/int/appendSection.rtd --add-section CLOCK FREQ TOPOLOGY:
                         JSON:/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int
                         /vinc xml.rtd --add-section BUILD METADATA: JSON:/iu home/iu7109/workspace/Alveo lab1 kernels/src/
                         vitis\_rtl\_kernel/rtl\_kernel\_wizard\_2/\_x/link/int/vinc\_build.rtd\_-add-section\_EMBEDDED\_METADATA: RAW:/winc_build.rtd_-add-section_EMBEDDED_METADATA = (add-section_EMBEDDED_METADATA) = (add-section_EMBEDDED_EMBEDDED_METADATA) = (add-section_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDDED_EMBEDD_
                         iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/vinc.xml --add-section SYSTEM_METADATA:RAW:/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/
                         vitis\_rtl\_kernel/rtl\_kernel\_wizard\_2/\_x/link/int/systemDiagramModelSlrBaseAddress.json\_-output\_finedulamentation. \\
                         iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/vinc.xclbin
285 \ | \ INFO: \ [v++60-1454] \ Run \ Directory: \ / iu\_home/iu7109/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo_lab1\_kernels/src/vitis\_rtl\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_lab1\_kernel/workspace/Alveo_l
                         rtl_kernel_wizard_2/_x/link/run_link
           XRT Build Version: 2.8.743 (2020.2)
286
287
                                Build Date: 2020-11-16 \ 00:19:11
288
                                       Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
           Creating a default 'in-memory' xclbin image.
289
290
291
           Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
292
                              : 440 bytes
           Size
293
           Format : JSON
                               : '/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/
294
                         int/debug ip layout.rtd;
295
296
           Section: 'BITSTREAM'(0) was successfully added.
           Size : 39369758 bytes
297
298
           Format : RAW
                              : '/iu home/iu7109/workspace/Alveo lab1 kernels/src/vitis rtl kernel/rtl kernel wizard 2/ x/link/
299
           File
                         int/partial.bit'
300
           Section: 'MEM TOPOLOGY' (6) was successfully added.
301
           {\tt Format} \; : \; {\tt JSON}
 303
                           : 'mem topology'
```

```
304
           Section: 'IP LAYOUT' (8) was successfully added.
305
306
           {\tt Format} \; : \; {\tt JSON}
307
           File
                                : 'ip layout'
308
309
            Section: 'CONNECTIVITY' (7) was successfully added.
           Format : JSON
311
           File
                               : 'connectivity'
312
           Section: 'CLOCK FREQ TOPOLOGY' (11) was successfully added.
313
                              : 274 bytes
314
           Size
315 Format : JSON
316
                               : '/iu home/iu7109/workspace/Alveo lab1 kernels/src/vitis rtl kernel/rtl kernel wizard 2/ x/link/
           File
                         int/vinc xml.rtd'
317
318
            Section: 'BUILD METADATA' (14) was successfully added.
                            : 2958 bytes
319
           Size
           Format : JSON
320
                               : '/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/
321
            File
                         int/vinc_build.rtd '
322
323
            Section: 'EMBEDDED_METADATA'(2) was successfully added.
                               : 2754 bytes
324
           Size
325
            Format
                               : RAW
326
                                      '/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/
            File
                         int/vinc.xml
327
           Section: 'SYSTEM METADATA' (22) was successfully added.
328
                            : 5674 bytes
329
           Size
330
           Format : RAW
                               : '/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/
331
            File
                         int/systemDiagramModelSlrBaseAddress.json
332
333
            Section: 'IP LAYOUT' (8) was successfully appended to.
334
            Format : JSON
335
            File : 'ip_layout'
           Successfully wrote (39391823 bytes) to the output file: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/
336
                         vitis_rtl_kernel/rtl_kernel_wizard_2/vinc.xclbin
337
           Leaving xclbinutil.
338 \ | \ INFO: \ [v++\ 60-1441] \ [0\ 0:2\ 0:5\ 1] \ Run \ run\_link: \ Step \ xclbinutil: \ Completed
339 Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
                         physical = 276939; free virtual = 390756
340 INFO: [v++ 60-1443] [00:20:51] Run run_link: Step xclbinutilinfo: Started
341 INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /iu_home/iu7109/workspace/
                         Alveo lab1 kernels/src/vitis rtl kernel/rtl kernel wizard 2/vinc.xclbin.info --input /iu home/iu7109/
                         workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/vinc.xclbin
342 NFO: [v++ 60-1454] Run Directory: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
                         rtl_kernel_wizard_2/_x/link/run_link
343 \ | \ INFO: \ [v++\ 60-1441] \ [00:20:53] \ Run \ run\_link: \ Step \ xclbinutilinfo: \ Completed
344 \hspace{.15in} \texttt{Time} \hspace{.15in} (\texttt{s}) : \hspace{.15in} \texttt{cpu} = \hspace{.15in} \texttt{00:00:02} \hspace{.15in} ; \hspace{.15in} \texttt{elapsed} = \hspace{.15in} \texttt{00:00:03} \hspace{.15in} . \hspace{.15in} \texttt{Memory} \hspace{.15in} (\texttt{MB}) : \hspace{.15in} \texttt{peak} = \hspace{.15in} \texttt{1585.129} \hspace{.15in} ; \hspace{.15in} \texttt{gain} = \hspace{.15in} \texttt{0.000} \hspace{.15in} ; \hspace{.15in} \texttt{free} \hspace{.15in} \texttt{fr
                         physical = 276711 ; free virtual = 390501
 345 INFO: [v++ 60-1443] [00:20:53] Run run_link: Step generate_sc_driver: Started
346 INFO: [v++ 60-1453] Command Line:
347 NFO: [v++ 60-1454] Run Directory: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
                        rtl kernel wizard 2 / x/link/run link
348 \hspace{0.1cm} \texttt{INFO:} \hspace{0.2cm} \texttt{[v++} \hspace{0.1cm} 60 \hspace{0.1cm} - \hspace{0.1cm} 1441 \texttt{]} \hspace{0.2cm} \texttt{[00:20:53]} \hspace{0.2cm} \texttt{Run} \hspace{0.2cm} \texttt{run\_link:} \hspace{0.2cm} \texttt{Step} \hspace{0.2cm} \texttt{generate\_sc\_driver:} \hspace{0.2cm} \texttt{Completed} \hspace{0.2
physical = 276739; free virtual = 390529
350 INFO: [v++60-244] Generating system estimate report...
          INFO: [v++\ 60-1092] \ Generated \ system \ estimate \ report: \\ /iu\_home/iu7109/workspace/Alveo\_lab1\_kernels/src/label{eq:control_fit}
351
                          vitis_rtl_kernel/rtl_kernel_wizard_2/_x/reports/link/system_estimate_vinc.xtxt
           INFO: [v++ 60-586] Created /iu home/iu7109/workspace/Alveo lab1 kernels/src/vitis rtl kernel/
                         rtl kernel wizard 2/vinc.ltx
353
           INFO: [v++60-586] Created vinc.xclbin
354
           INFO: [v++60-1307] Run completed. Additional information can be found in:
                       Guidance: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/
355
                                    \texttt{reports/link/v++\_link\_vinc\_guidance.html}
356
                        Timing Report: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/
                                       _x/reports/link/imp/impl_1_xilinx_u200_xdma_201830_2_bb_locked_timing_summary_routed.rpt
 357
                        Vivado\ Log:\ /iu\_home/iu7109/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_2/\_x/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_2/\_x/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel-wizard\_2/_x/src/vitis\_rtl\_kernel-wizard\_2/_x/src/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vitis\_xrc/vit
                                     logs/link/vivado.log
                        Steps Log File: /iu home/iu7109/workspace/Alveo lab1 kernels/src/vitis rtl kernel/rtl kernel wizard 2/
                                      x/logs/link/link.steps.log
 359
          INFO: [v++ 60-2343] Use the vitis analyzer tool to visualize and navigate the relevant reports. Run the
360
                         following command.
                        361
                                      vinc.xclbin.link_summary
362 INFO: [v++60-791] Total elapsed time: 6h 42m 23s
 363 INFO: [v++60-1653] Closing dispatch client
```